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Abstract
Grid connected power conversion is an absolutely critical component of many established
and developing industries, such as information technology, telecommunications, renewable
power generation (e.g. photovoltaic and wind), even down to consumer electronics. There is
an ever present demand to reduce the volume and cost, while increasing converter efficiency
and performance. Reducing the losses associated with energy conversion to and from the
grid can be accomplished through the use of new circuit topologies, enhanced control meth-
ods, and optimized energy storage. The thesis outlines the development of foundational
methods and architectures for improving the efficiency of these converters, and allowing the
improvements to be scaled with future advances in semiconductor and passive component
technologies.
The work is presented in application to module integrated converters (MICs), often called
micro-inverters. These converters have been under rapid development for single-phase grid-
tied photovoltaic applications. The capacitive energy storage implementation for the double-
line-frequency power variation represents a differentiating factor among existing designs,
and this thesis introduces a new topology that places the energy storage block in a series-
connected path with the line interface. This design provides independent control over
the capacitor voltage, soft-switching for all semiconductor devices, and full four-quadrant
operation with the grid.
Thesis Supervisor: Professor David J. Perreault
Title: Department of Electrical Engineering and Computer Science
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Initial use of power from the alternating current electricity distribution system was focused
on automating machinery and providing lighting. While the basic applications are still
in use a century later (albeit more refined), they've been increasingly replaced by more
advanced implementations, or alternatives that don't utilize AC natively. Instead, modern
grid connected machines and devices convert the grid voltage it to a more appropriate form
such as DC or high-frequency modulated AC. Additionally, much of the electricity used
today is in residential and commercial environments, a shift from the primarily industrial
usage a century ago. This document focuses on electrical systems from the perspective of
grid connected electronics, specifically photovoltaic inverter systems.
Connecting electronic devices to the AC distribution system is a well understood task,
and significant work has been completed in both sourcing power from, and delivering power
to the grid [ - ]. Much of this work is focused on three-phase interconnection of varying line
voltages, with power levels ranging from 10-500 kW, often for applications such as motor
drives [ , ], electric vehicle drivetrains [], wind turbines [ , ], and UPS systems [ , ].
In contrast to these existing high-power multiphase systems, the electrical systems found
in commercial and residential environments often operate on a single or split-phase interface
at a significantly lower power level. Renewed focus on energy efficiency and small-scale
- 19 -
Introduction
Figure 1.1: A centralized-inverter topology converts dc-power from parallel-strings of series-
connected solar modules to grid-connected ac power.
distributed generation has created a demand for more effective solutions in a number of
areas. One of these areas, which is the central area of application for this thesis, is scalable
residential and commercial photovoltaic energy conversion.
1.1.1 Photovoltaic Installation Types
Grid-tied inverters for photovoltaic systems represent a rapidly developing area. Tradition-
ally, installations use series-connected into modules info strings to increase voltage, with
parallel sets of strings used to increase the output power. These arrays, as illustrated in
Fig. 1 1 are interfaced to a single dc-ac inverter, as the single inverter can be optimized for
a fixed-size array. Typical utility scale installations may exceed 1 MW, whereas medium
and small commercial rooftop installations may range from 75-250 kW.
20 -
1.1 Background
As centralized inverters have evolved to support smaller installation sizes, micro-inverters,
also known as module-integrated converters (MICs), have been developed to interface a sin-
gle, low-voltage (25-50 v, typically) panel to the AC grid [ - ]. Micro-inverters provide
a number of system benefits: array redundancy and scalability, ease of installation, and
increased performance in partially shaded conditions [ ]. Notable drawbacks are the du-
plication of components (enclosures, control circuits, etc), and the difficulty in obtaining
the same efficiencies as inverters which manage multiple series-connected modules at higher
power levels. A single 72-cell panel, with a nominal output voltage of 36 V, requires a much
larger transformation ratio to interface with a grid voltage of 240 V than a series string of
10 modules requires.
1.1.2 Single Phase Challenges
The grid interconnection most commonly available in residential and small commercial
systems is single phase ac (e.g. at 120, 208, or 240 Vrms). Module integrated converters
typically target these electrical systems [ ], however one large challenge for these single
phase converters is the sinusoidally varying power transfer to the grid. The constant power
output of a solar module is poorly matched to this time varying requirement, as is shown in
Fig. I.2, where the gray shaded areas illustrate the energy storage required to compensate
for the instantaneous power mismatch.
The flow of power through the converter can be modeled as a three port system such
as the one in Fig. I. Power flow must be managed between each port, with the fixed
requirements of maintaining dc plus twice-line-frequency sinusoidal power flow with grid,




Power Mismatch Between PV Panel and Grid
Pavg
0 7r/2 - 37r/2
Line Phase [rad]
Figure 1.2: The power flow mismatch between the grid and a
in the shaded area, representing the required energy storage.
Ppv = -- Pavg,
PLine = Pavg(1 - cos(2w1 t)),
constant power source results
(1.1)
(1.2)
and the power transfer of the energy storage buffer is determined by the difference in power
between these two ports, specifically
PBuf = Pavg cos( 2 wit). (1.3)
The absolute minimum required energy storage for buffering the power transfer mismatch







PV + Single-Phase Line
IL Inverter
Buffer
Figure 1.3: The generalization of a grid-connected power converter as a three-port system.
Wmin - Pavg (1.4)
WI
which represents the lower bound on the energy storage required by the converter to prop-
erly manage the power flow in the converter. This, however, does not account for further
constraints imposed by the converter implementation, or more specifically the circuit topol-
ogy.
1.1.3 Existing Topologies
For single-phase module-integrated converters, past literature reviews have investigated a
comprehensive set of micro-inverters designs below 500 W [ , ], and classified them into
categories based on their number and type of their power conversion stages. Here, three
types of converters are outlined, however, they are categorized by the location and operation
of the energy storage within the converter.
Most single-stage topologies, such as the flyback and ac-link converters, place capacitance
in parallel with the input [ , ]. This is an effective low-complexity implementation, but





DC Link Flyback Unfolding Bridge
Figure 1.4: Grid-connected inverter with primary energy storage located across the input
source. Implemented using a flyback converter and unfolding bridge.
storage is required to keep the voltage ripple extremely low across the panel. A common
second method involves two cascaded conversion stages, providing energy storage at an
intermediate dc bus. This arrangement can be implemented with less energy storage than
the previous method, as a much larger voltage fluctuation on the intermediate bus can
be tolerated. Additionally, recent work has investigated alternate "third-port" topologies
(e.g. [ , ]), which can control the voltage on the energy storage capacitor independent
of the input and output voltages; the series-buffer-block converter presented in Chapter 2
belongs to this category.
The first converter topology considered places the energy storage buffer across the low
voltage dc port, in parallel with the PV panel. This type of connection has a signifi-
cant energy storage requirement, as fluctuation of the voltage across the panel impacts
the peak-power tracking effectiveness of the converter, reducing system efficiency. The
conversion from the low-voltage dc can be accomplished with a number of combinations of
high-frequency inverters and rectification schemes, such as the flyback converter followed by
an unfolding stage shown in Fig. t 1, or a single-stage ac-link structure with cycloconverter
output [ I (not shown). Due to the location of the energy storage, the entire converter
must process the full range of power into the line (e.g. 0 - 2 Pavg).





Boost DC Link Inverter
Figure 1.5: Grid-connected inverters with an intermediate DC bus for primary energy
storage. Implemented using a boost stage to feed the DC bus, and a full-bridge inverter
across the line.
dc port and the line interface through the use of a shared intermediate dc bus. A dc-dc
boost stage operates to isolate (if necessary), and scale the voltage up to the high-voltage
bus, which is held within a voltage range above the peak of the ac line voltage. Interfacing
to this intermediate dc bus to the line then is performed by a dc-ac converter, either in
the form of a full-bridge inverter, as shown in Fig. , or using a buck converter with an
unfolding bridge. In this topology, the second stage is required to process up to double
the average power, however the first stage only needs to convert the constant power output
from the panel.
A number of alternative topologies decouple the energy storage from both the input
and output stages of the converter, using a actively controlled "third-port". Two of these
topologies [ , ], shown in Fig. , implement the storage port as a separate branch that
is in parallel to the line and PV ports. This additional port is controlled to allow the
capacitor voltage to vary independently from the input and output voltages, which can






Figure 1.6: Grid-connected inverters
Implemented using an isolated ac-link
current-fed converter [ I.
with a third port for primary energy storage. (a)
structure [ ], and (b) implemented as a non-isolated
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1.2 Series-Buffer-Block Converter Topology
Vdc Vac
Inverter Transformation Buffer Cycloconverter
Figure 1.7: Block diagram of the series-buffer-block converter, illustrating the single-port




Inverter Transformation Buffer Cycloconverter
1.8: Schematic of proposed PV micro inverter, corresponding to the block diagram
.7.
1.2 Series-Buffer-Block Converter Topology
An additional third-port topology, which is the primary focus of this thesis, has been de-
veloped that places the energy storage in series with the input and output ports instead
of parallel as in Fig. 1.6. The high-level block diagram and the schematic of the proposed
converter are presented in Figs. 1 and L. The dc-connected inverter transforms the dc
source into high frequency ac, with the transformation stage providing both voltage gain and
appropriate impedance shaping. The cycloconverter is controlled to modulate the transfer
of the high frequency resonant current in response to the changing voltage of the ac port;
the buffer-block acts in a similar manner, but is controlled to absorb or deliver power to
the storage port to compensates for the power mismatch between the dc and ac ports.
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The proposed topology in Fig. 1 contains four low-voltage devices for the full-bridge
inverter, four high-voltage devices for the bi-directional half-bridge cycloconverter, and two
additional high-voltage devices for the half-bridge series buffer. The half-bridge buffer is
positioned on the secondary side of the transformation stage, which substantially reduces
the volt-second magnitude imposed on the transformer, and permits use of the higher energy
density of high-voltage capacitors in the buffer. Alternatively, if improved energy storage
and semiconductor devices are available at lower voltages, the buffer-block can be placed
on the primary side of the transformer.
In comparison to existing designs outlined in Section 1. 1, including the third-port
topologies, this topology effectively places all major power processing blocks, (e.g. the
high-frequency inverter, buffer-block, and cycloconverter) in a series path with respect to
the high-frequency resonant current. This allows the power-flow to be modulated in each
block by controlling the switching function relative to the current.
The placement of each block in series with the drive current seems, at first glance, to
impose a heavy conduction loss penalty. However, the proposed approach provides means
to mitigate this loss, in addition to presenting opportunities not found in previous designs.
Using unipolar devices such as MOSFETs, and implementing zero-voltage switching (ZVS)
for the primary switches, allows the semiconductor area to be scaled up to reduce conduction
loss [ ]. Devices such as IGBTs, SCRs, and diodes operate with a fixed on-state voltage
drop, an intrinsic property of the p-n junction, which does not scale with device area.
MOSFET device figure-of-merit values have improved steadily since their introduction,
and the recent use of charge-compensation principles has allowed high-voltage silicon MOS-
FETs to surpass the "silicon limit" [ - ) and become viable for voltage ranges once
relegated to IGBT devices alone. Additionally, the emergence of wide-bandgap based de-
vices, implemented in SiC and GaN, have the potential to dramatically reduce the on-state
1.3 Thesis Objectives and Organization
resistance of devices even further while reducing undesirable parasitics [ , ]. This his-
torical semiconductor device progress, combined with these and other anticipated future
improvements, are a motivating factor in the elimination of p-n junction devices with this
topology development.
1.3 Thesis Objectives and Organization
The primary objective of this thesis is to develop a method for implementing a high-efficiency
grid-tied power converter, using the unexplored circuit topology of Fig. 1 ., including the
control methods for single-phase grid interconnection. Additional functional goals for the
operation of the converter include
" Independent control of the power buffering, allowing variable-voltage energy storage,
" Stable and controllable over wide input and output voltages, and output power levels,
" Bi-directional power transfer, including reactive power transfer capability,
" Scalability to future semiconductor device technology, voltage levels, and power re-
quirements.
Following this introductory chapter, Chapter 2 develops the converter model, operat-
ing fundamentals, and control methodology. A proof-of-concept prototype is presented in
Chapter ', demonstrating the converter operation and performance results for single-phase
operation. Chapter i presents a variation of the converter topology, as applied to a three-




The appendices which follow the thesis include associated derivations referenced in the
text, the developed computer codes used for converter simulation, the printed circuit board
artwork, and digital controller implementation details.
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Converter Operation and Control
2.1 Introduction
In the general form, operation of the converter requires control over the switching functions
of each block relative to others. The combined voltage pattern of all active blocks, imposed
on the transformation stage, is responsible for generating the resonant current that links
the converter. In turn, the switching pattern of each block relative to this resonant current
is what determines the average power delivery for that block. This results in a tightly-
coupled non-linear relationship between the output voltage waveform of each block and
their respective power deliveries.
To approach the control of the converter, given this initial complexity, it is broken down
into a common switching sub-circuit, which is then analyzed and used to construct a general-
ized model of the converter operation. This model is then used to illustrate the development
of the system control methods and a functional prototype design.
2.2 System Modeling
At the outset of the analysis, two reasonable assumptions are made about the converter's
operation:
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1. The voltage at each terminal of the converter (PV, buffer, and line) changes slowly
enough, relative to the switching frequency, that they can be approximated as constant
over a switching cycle. This effectively decouples the high-frequency switching model
of the converter from the low-frequency power transfer model used over a line cycle.
2. The quality factor of the series resonant circuit is sufficiently high to approximate it
as a sinusoidal current source operating at the switching frequency. This offers the
opportunity to use of phasor analysis, and calculate equivalent impedances.
2.2.1 Power Transfer Modulation
The modulation of power through the blocks of the converter is accomplished by controlling
the switching function of each block relative to the series resonant current. To quantify this
operation, the canonical switching module of the converter is used for illustration. In its
most general form, the canonical switch model shown in Fig. 21 is composed of a single
pole, and two throws. A voltage source Vt is placed across the throws, and a current
source 1, is connected between the pole and a single throw. The operation of the three-
terminal switch prevents an open-circuit of the current source, and the short-circuit of the
voltage source. The operation of the three-terminal switch can also be implemented with
two complimentary operated two-terminal switches, as shown in Fig. 2i b. For purposes of
this analysis, we ignore the details of the switching transitions, including means providing
zero-voltage switching in the actual converter.
The modulation of power between the current and voltage sources is determined by the
values of these sources, and the function Q controlling the switch operation. The current
in this switching module represents the resonant current through the converter, and the
voltage source as one of the terminal voltages (e.g. cycloconverter or buffer-block), which




Figure 2.1: The standard switching module implemented with (a) a canonical single-pole-
dual-throw switch, and (b) two complimentary single-pole-single-throw switches.
Zr(t) = Ir sin(wswt), (2.1)
(2.2)
The control of the switch, and its influence on operating waveforms, is most easily illus-
trated by waveforms in Fig. 2.2. The operation can be considered from the perspective of
either the current or voltage source. During the time in which Q is on, the current source
has a voltage V applied across it, with the voltage being otherwise zero; when Q is on, the
voltage source is fed by a current ir(t), with the current being otherwise zero.
When average transfer of power from the current source can over a switching cycle be
written as
vt(t) = Vt.
PT 1 iPr = T jTsw 0
Vr (t)ir (t)dt,
where the current ir(t) is defined to be sinusoidal in (2. 1), and the voltage Vr(t) is the
product of Vt(t) with the switching function Q(t). The switching function for the module
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Waveform Controls for Power Modulation
Figure 2.2: The relationship between the series-path current and switching function deter-
mines the transfer of energy through the converter.





and effectively provides a windowing effect. The above definitions can be used to find the
cycle-averaged power transfer of (2.:) to be
r VtIr0+
P, = rI f27r 0_ (2.5)
(2.6)Vt IPr = r sin(6/2) cos(O),
7t
given the parameters 3 and 0, expressed in (switching cycle) radians, that are the direct
results of chosen switching function Q(t).
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Figure 2.3: Power transfer relationship for voltage phase-shift (0), and pulse width (6).
To visualize the power transfer of (2 ), Fig. illustrates the normalized power transfer
for the phase space of {0, 6} E [-7r, 7r], given V > 0. The result is symmetric along both
O = 0 and 6 = 7r, providing multiple solutions for a given power transfer, if the set is not
constrained further.
To address the continuum of parameter combinations, two specific switch modulation
cases are considered: phase-shift modulation, and pulse-width modulation. The basis for
the phase-shift modulation is to maintain a fixed pulse width, 6, and shift the phase of the
switching function, 0, relative to the resonant current. Alternatively, in the pulse-width
modulation (PWM) method, the pulse width, 6, is controlled such that the high side switch
remains on for the duration required to obtain the required energy transfer at a chosen
0. In both cases, the turn-on and turn-off transitions for all devices can be selected such
that they occur under zero-voltage conditions. The selection process is explored further in
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Section 2.5.
The primary side full-bridge inverter is controlled by phase-shifting the two halves of
the canonical switching modules in opposing directions relative to a reference, with each
operating at a fixed one-half duty cycle. This phase shift is what controls the pulse width,
seen at the output as a differential waveform. The average power transfer over a switching
cycle can be found, using the same method in (2.3), to be
VtIr
Pr = 2 r sin(6/4) cos(O), (2.7)7
where 6 denotes the pulse width, and the phase 0 denotes the difference in phase between
the output voltage waveform and the series resonant current, expressed in (switching cycle)
radians.
2.2.2 Equivalent Impedance
The input impedance of the canonical switching module, as shown in Fig. 2. 1, is important
in the design of the converter, particularly the full-bridge inverter and transformation stage.
The combination of the buffer-block and cycloconverter act as an effective load during the
converter operation, and understanding how this load changes over time, or through changes
in the control parameters, can significantly influence the implementation.
With the resonant current waveform ir(t) defined as a sinusoid in (2. 1), the fundamental
component of vr (t) can be used to calculate the effective input impedance of the switching
block at the operating frequency ww. Using phasors, ir(t) and Vr(t) can be written (with
the ej'swt factor omitted) as
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The impedance driven by the current source, as shown in Fig. 2,1, is written simply as
Zr -
Ir




This result indicates that the canonical switching module can present a variable magni-
tude complex load based on the selection of control variables 6 and 0.
Use of the current and voltage phasors in (2. ) and (2.1) can also be used to calculate
the power transfer from the current source, yielding
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Pr = 1 Re {IrVt - sin(6/2)eio (2.12)
P= Vtrsin(3/2)Re {eJO} (2.13)2 r
VtI
Pr = r sin(6/2) cos(O), (2.14)7r
which matches the result found in (2,6').
2.2.3 Time-Dependent Analysis
The calculation of the time-averaged power transfer and effective load impedances in are
useful for understanding the steady-state operation and driving requirements for the canon-
ical module. However, the operation over time scales much longer than the switching period
are also of interest, particularly when a sinusoidal (e.g. grid) voltage is present, or when
power transfer requirements vary.
Provided that the rate at which the control variables and circuit parameters change allows
them to be considered constant over the switching cycle, then the solution for the time-
averaged power in (2. 14) can directly augmented to make the expression time dependent
P(t) = VttIr(t) sin(6(t)/2) cos(O(t)). (2.15)
7F~
This same time dependence can be associated with other derivations, such as modeling
the time dependent input impedance as
2.2 System Modeling
V(t) 2
Z (t) = - sin(S(t)/2)et. (2.16)
This simple extension to create time-dependent relationships is due to the use of time-
averaged quantities over a switching cycle, eliminating the need for the switching details
similar to time-dependent (dynamic) phasor methods [ ].
One specific case of interest for the time-varying parameters is when a sinusoidal voltage
source is present and a proportional current is desired, as is the case for single-phase power
generation. This situation can be described by
Vt(t) = Vt sin(wit) (2.17)
It (t) = It sin(woit) (2.18)
Pt(t) = Vsin(wit)Itsin(wit), (2.19)
where w is the angular frequency of the waveforms (e.g., the line voltage angular frequency,
such as 27r60 Hz). If the above desired terminal power transfer Pt(t) is equated to time-
averaged result in (2.),
V sin (wijt) It sin (wijt) = Vtsn(~ )-,()sin(6(t)/2) cos(6(t)) (2.20)
It sin(wit) = sin(S(t)/2) cos(O(t)) (2.21)
an equivalency stating that the terminal current in (2 ) can be defined as a function of
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the resonant current, Ir(t), and the switching function parameters, 6(t) and 6(t). From
this relationship, it is clear that there exists a minimum resonant current for which the
expression remains true, and is at its lowest when the switching function pulse width is half
of the period (6 = r) and in phase with the resonant current (0 = 0)
irIt sin (wjt)
-Ir (t) = 'I i~~) -(2.22)
sin(6(t)/2) cos(0(t))
Ir (tmin = 7rlt sin(wit). (2.23)
2.2.4 Resonant-Current Envelope
The minimum resonant current magnitude defined in (2.2I) from the previous section is
valid for the single terminal constraint considered. If the power transfer constraints for
both the cycloconverter and buffer block are defined as
Pc(t) = 2 Pag sin2 (wit) (2.24)
PB(t) = Pag cos(2wit), (2.25)
respectively, each will have its own time-dependent current required for operation. When
both requirements are combined, a minimum current-magnitude envelope can be found that
will satisfy both blocks' simultaneously. If the same process is followed which led to the
result in ( 2 ),the resonant current required for each can be defined as
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w 0I sin(wit )
I (t)C = 7- nwj (2.26)Ir) sin(6c(t)/2) cos(Oc(t))
7rIB cos(2wit)
rt)B sin(6B (t)/2) coS(OB(t))'
and the minimum resonant current defined to be
Ir (t)c,min = rIo sin(Wjt) (2.28)
Ir (t)B,min = 7r1B cos(2Wit), (2.29)
where IB and Ic are magnitudes of the buffer and cycloconverter terminal currents. An
example of these constraints applied when IB=IC, can be seen in Fig. 2- , which plots both
blocks' minimum current magnitude, and the resulting envelope over a half-line cycle. Other
envelopes magnitudes or shapes can be used, provided they are greater than the minimum.
One such envelope to be considered is one with simply a constant magnitude maintained
over the line cycle; the value being the maximum value of the minimum-current envelope.
The choice of current envelope has implications on the resulting control parameters for
each block. If a phase-shift control is implemented (constant duty-cycle 6=7), the expres-
sions for the required resonant current in (2) and (2.27) can be expressed in terms of
their phase shift solutions
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Figure 2.5: The minimum resonant current magnitude requires for the buffer-block and
line-connected cycloconverter are illustrated, with the bold line representing the combined
minimum-current envelope.
Oc~~~ 7E Cs lc sin (oLt)
Ir (t)
Oc(t) =±tcos- snwt/
OB([) W cs 1S (rBcos(2wt)
(2.30)
(2.31)
where each are connected by the same resonant current Ir (t). With a constant current
envelope, and IB=IC (the two clocks B and C in electrical series, and thus having the same
current), the resonant current is defined to be Ir(t)=7rIc. The solutions for the angles can
then be evaluated to be
9c(t) = cos -1 (sin(wit))





These phase expressions result in two valid solutions for each of the angles. This is a
byproduct of the even nature of the cosine function, and allows the choice to be made by
an external constraint or preference (in this case, a desire for ZVS switching conditions).
Additionally, the solutions are left in an unreduced state, as to avoid the need for multipart
expressions.
The solution for the minimum current phase angles must be presented over multiple
domains, corresponding to those of the minimum current envelope in Fig. 2 . Over those
domains, the block which defines the minimum current will maintain a constant phase
relative to the current, while the other will vary in a non-linear manner. This can be
expressed multipart form by
(rIcsin(wt) if r r
IB cos (2wi t) 6 6Oc (t)= j '\t Gco 507 - , IlljJ (2.34)
Cos-1(1), if wot E [L ,7]
16 6
Cos-1 , if Wlt E 0, , ,7r
B -i 6 (2.35)
ios- -1 7rIB cos(2wlt) . 7 57r
IC sin(wit) _6 6
where the results of these solutions are plotted over a half-line cycle in Fig. 26 for both
angles, and both the constant and minimum current envelopes.
Additionally, an evaluation of the differences between the minimum and constant enve-
lope examples is apparent when the load impedance of the buffer-block and cycloconverter
combination are considered. The impedance for the constant- and minimum-current pro-
files are evaluated and shown in Fig. 2, using the control variables found in (26), (2.3),
(21), and (25).
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Buffer Block and Cycloconverter Phase Shifts
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Figure 2.6: the phase relationships for the cycloconverter and buffer blocks when operated
in phase-shift modulation.
The lower reactive impedance for the minimum current envelope can be understood from
the length of time the blocks' phase deviates from the current reference angle (0 or r).
Minimum current always maintains one block in phase, while the constant current method
is only in phase at three points over the cycle, increasing reactance. The variation of
impedance over a line cycle has a direct effect on the design challenges for the full-bridge
inverter and transformation network - large impedance variations reduce the opportunity
for optimization, and can ultimately limit the useful operating range of the converter.
2.2.5 Transformation Stage Design
The purpose of the transformation stage is to take the effective load presented by they
cycloconverter and buffer block and transform it to an impedance appropriate for the pri-
mary side driving circuit (e.g. a full bridge inverter). For a bridge converter to achieve
zero-voltage switching transitions, the load it drives must appear inductive, or equivalently,
present a positive reactive impedance. Additionally, the magnitude of the impedance must
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Figure 2.7: The normalized complex impedance of the buffer-block and cycloconverter are
shown to vary over a line cycle based on the constant- or minimum-current drive method.
Both the (a) magnitude/phase and (b) real/reactive relationships are presented.
be such that the driving circuit can deliver the required power, or synthesize the appropriate
waveforms.
The reactance presented by the cycloconverter and buffer-block combination, as illus-
trated in Fig. 2 , is capacitive. To offset this negative reactance, a series inductance is
used to compensate, but this also acts to influence the overall impedance magnitude, as
seen in Fig. . In this case, the peak magnitude remains the same, however the pattern
over the line cycle has changed substantially. If the magnitude of the compensated load
impedance is not appropriate for the driving circuit, which is likely the case for an input
voltage much lower than the output voltage, a transformer with an appropriate winding
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Figure 2.8: The normalized load impedance presented to the full-bridge inverter by (a) the
buffer-block, and cycloconverter stages, and (b) including the series-resonant tank. Without
the inductance of the resonant tank, the reactance presented to the inverter prevents zero-
voltage switching.
2.3 Control Parameter Solutions
The development of the control parameters in the previous section found phasor analy-
sis to be an effective modeling tool. This is further developed and applied to model the
full converter by approximating each switching block as a complex voltage source, and the
transformation stage lumped into a single complex impedance ZT=R+jXT. Fig. 2. ) illus-
trates the new equivalent circuit of the converter, where each block has been replaced by
its phasor equivalent.
If the resonant current is defined in terms of the circuit voltages and tank impedance,
then
(2.36)I= Z VA e)OA + VBejGB + VCeiOCZreiO z
and the power transfer through the source k is
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Figure 2.9: The series buffer-block converter schematic in (a) is approximated using phasors
(at the switching frequency) in (b). Each switching block is approximated by a sinusoidal
source, and a complex impedance in place of the transformation stage.
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Pk = Re {Vk}
Pk = -Re Vkeik (VAejOA + (ZeiO) f. (2.37)2 (Ze-joz)
In this formulation, it is clear that the voltage of each block influences both the magnitude
and phase of the current, and this results in a coupled non-linear system of equations for
power modulation as well.
The difficulty in applying classical feedback techniques to this type of relationship is
greatly increased due to the number of control variables to the system and the lack of
independence to the desired outputs. Therefore an open-loop strategy is initially pursued
to precompute the control parameters needed obtain desired converter responses. This table
of input-output relationships can then be used to compensate the system, which could then
permit classical control methods to be implemented.
Calculating the power transfer for a single source, as defined by (2.37), requires seven pa-
rameters: the switching frequency and three magnitude/phase pairs for the voltage sources.
However, the magnitude of the sources, as defined in (2).9), is itself dependent on two vari-
ables: the terminal voltage Vk, and the switching pulse width 6 k. This yields a total of ten
variables.
The desired outputs of the converter, the power transfer through each source, are defined
by
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Figure 2.10: A multiple-input multiple-output model for the converter control.
PA = -Pavg (2.38)
PB = Pavg cos(2wit) (2.39)
PC = Pavg(l - cos(2wt)), (2.40)
which only contain two independent constraints.
The remaining set of eight unconstrained variables can be reduced by defining the terminal
voltages as pseudo-static external constraints, and by selecting OA as the reference phase for
all angles. The remaining number of unknowns is reduced to six: the switching frequency
fA,, the two remaining phase shifts (6B, OC), the three duty cycles (6A, 6 B, 6c). The system
control block for the converter model is shown in Fig. 2 L, where the control variables,
externally applied constraints, and the desired outputs are grouped and enumerated.
Of these six remaining control parameters, only the switching frequency fs, and full-
bridge pulse-width 6A are unrestricted by the choice of the power modulation methods in
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Figure 2.11: Contour plots for the valid solution sets of two power transfer constraints over
the (OB, OC) phase space. The intersection of the two contours yields a set of solutions that
meet both of these requirements.
Section 2.2. The bounds placed on these variables also have physical implication on the
implementation of the high-frequency inverter and transformation stages, and therefore
they are chosen to remain independent. As for the four remaining control variables in the
cycloconverter and buffer blocks, their use is dependent on the power modulation method
chosen. Phase-shift modulation holds the values 6B and 6c constant, but the pulse-width
modulation requires both 6 and 0 of each block if ZVS is to be maintained. For this reason,
the phase-shift modulation is selected, leaving OB and 60 as dependent variables (e.g. the
unknowns), for which solutions are sought.
In determining solutions for the unknown control angles, each power transfer constraint
from (2.37) is considered separately. This requires supplying values for the four external
constraints, (VA, VB, Vc, Pavg), two independent control values (fw, 6A), and desired output
powers for the source of interest. To calculate a valid set of phase solutions for each source, a
simple brute-force map of the solution-space (OB, OC) is performed, determining the resulting
power transfer at each point; the locus of solutions provides a valid set for the single power
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Figure 2.12: A map of valid solutions for varying combinations of switching frequency
and full-bridge inverter duty-ratio. The smaller blue points indicate low resonant current
magnitude, with larger red dots indicating larger currents. (Calculated for Pavg= 100W,
Vbf=170 V, Vpv=32 V, Vne=O V, given the converter matching the specifications in Ta-
ble "2.)
transfer constraint. A valid solution is then found for each independent power transfer, and
the intersection of these sets provides a new set representing solutions that meet the full
set of constraints.
To visualize the valid-set intersections, Fig. 2. t 1 presents two contours in the phase-space
that corresponds to Ppv and PLine valid sets. In this example, the intersection results in
two solutions, although other numbers of solutions may exist for different operating points.
If the two sets do not intersect, then there is no solution for the inputs to the system, given
the power transfer requirements.
With a procedure in place for finding the unknown phase angles, it is repeated for ad-
ditional combinations of the independent control variables, f, and 6 A, until a map of
solutions emerges. An example is shown in Fig. 2.12, which has been limited to include
only solutions that provide zero-voltage switching transitions for all switching devices. A
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Figure 2.13: Multiple solution maps created to cover the ranges of applied terminal voltages,
and the constraints of desired power transfer constraints among the three ports, results in
a multidimensional space of valid converter operating parameters.
number of the (fs., 6 A) points contain two valid solutions, each with a different (6R, Oc)
pair, and consequently different resonant current magnitudes. The large blue dots indicate
the lowest resonant current magnitude relative to the small red points which are the largest.
The solution map presented is valid for the single operating condition defined by the
applied terminal voltages and power transfer constraints, and therefore the process must
be repeated for each operating condition of interest. The additional mappings required for
changes in the applied external constraints significantly increases the size of the solution
space that needs to be searched, particularly if a fine granularity is desired. Fig. 2.13
illustrates the additional dimensions created by varying Viine, Vpv, and Pavg.
2.4 Waveform Prediction
Up to this point, evaluation of the converter has relied on the sinusoidal approximation of
waveforms, particularly for the resonant current. While this allows for the system to be
described symbolically, it clearly lacks the higher order harmonics that are generated by
the square-wave voltage excitations from the individual blocks' switching. These details are
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critical to evaluating the fitness of a solution, such as for ZVS detection, resonant current
harmonic analysis, and even accurate power transfer calculations.
Existing software packages, such as SPICE, piecewise-linear solvers (e.g. NL5, PLECS),
and Mathworks' Simulink, are effective at modeling detailed behavior of circuits and sys-
tems, however, they must start from an initial condition and then converge to the steady-
state solution. The alternative method implemented here is to directly solve for the steady-
state operating waveforms, given ideal switches and linear passive components. A finite
difference description of the system state equations is constructed, and periodic boundary
conditions are applied
To start, a set of differential equations is constructed to describe the state variables of
the system. The series connected topology of the circuit requires only a single equation
describing the sum of voltages around its loop. This can be expressed in time domain form
by
0= (t)+Ldi(t) + Ri(t) +- i(t) dt, (2.41)
dt C (4
VL t) on(t) oc t)
where VT(t) is the superposition of the switching waveforms from the full-bridge, buffer,
and cycloconverter. This result is rewritten into a fully differential form,
dV(t) d2i(t) di(t) 1
0 = drt+ L + R the+ dfin(t), (2.42)
and directly converted to the difference equation
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VT[n] - VT[n - 1] ±Li[n] - 2i[n - 1] + i[n - 2]
At At 2
i[n] - i[n - 1] 1
+ R t + in],At C (2.43)
where At is defined as the step size for which the difference equation will be solved; equiv-
alently, At = Tsw/N where T, is the switching period and N is the number of samples
over the switching period. The periodic boundary condition is implemented such that
i[-k] = i[N - k] for k < N. Expanding (2A3) for each step n results in a set of equa-
tions that can be represented in matrix form as Ax = b, and solved as a standard set of


































In addition, the system must constrain the resonant current to have a zero dc component,





This constraint can be enforced by subtracting the mean of the resulting current once
a solutions if found, or by modifying the system that has been formulated. To modify










then the solution for the resonant current can then be found by solving for the vector x.
This approach is very efficient for fine time discretizations, as the formulation creates
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Figure 2.14: A comparison of the calculated finite-difference waveform solution and mea-
sured in-circuit waveforms for a converter matching the specifications in Table .2 (op-
erating with Pavg=200W, Vbof=170V, Vpv=32V, Vuine=240V, 6 B= 6 C=7F, 6 A= 4 7r/5,
fsw=180 kHz, OB=7r/2 , 6 c= - 7r/2).
banded sparse matrices, which have highly optimized solvers. The performance has been
observed to provide a significant performance improvement for obtaining the steady-state
operation for this converter, while providing sufficiently accurate solutions. An example
showing the efficacy of a solution found using this method is shown in Fig. 2. 1, where
the components of the imposed voltage, VT(t), and calculated current, i(t), are overlaid on
in-circuit measured waveforms. Appendix B contains the code used to implement this finite
difference solution method.
2.5 Refining Parameter Selection
In the preceding sections, tools to calculate the converter control parameters, and evaluate
them accurately in the time-domain, have been presented. It can be inferred from Fig. 2. 12,
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based on resonant current magnitude alone, that most solutions generated are not necessar-
ily desirable. Ideally, this allows an objective function to be written to rank the desirability
of each solution (e.g. based on the lowest power loss) for a given set of constraints, with only
a small subset that are likely to be of practical interest. Even if the number of solutions for
a given map are substantially reduced, they may all be nearly equivalent, and the difference
between them below the accuracy of the models used.
The goal is to limit the feasible operating point solutions to reduce the complexity of
real-time operation. By selecting a single element from each solution map in Fig. ' I,
the dimensionality of the solution space is greatly reduced, and the relationship of operat-
ing conditions and corresponding operating parameters can be investigated in a tractable
manner. Even if an objective function can be composed, based on the steady-state con-
verter operation, there are additional factors to consider when evaluating the fitness of the
solutions.
2.5.1 Path Definition
In the dynamic behavior of the converter, as its external constraints evolve, the smoothness
of changes between adjacent solutions in the neighboring maps can impact stability and
performance. For example, if the external constraints Pavg, Vpv, and Vbuf are fixed, and
the only dimension with adjacency is along Viine, the solutions along the steps of discretized
line voltage should avoid sharp transitions in each of the control variables (e.g. fs, 6A, 0B,
OC, 6B, 6C). A cost value can be assigned to each step, where the lowest cost path should
be the most preferred.
Fig. 2.1. attempts to illustrate that at each step, a number of possible operating param-
eter solutions exist, and that a step can be made to any of the solutions in the next step in
the sequence. As the number of steps increases, or the number of solutions at each step, the
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discretized path of an external
total number of possible paths grows exponentially. To compare the desirability of possible
paths, the cost associated with a each step is defined as a measure of the change in each of
the operating parameter solutions. These changes are then weighted and combined to form
a single cost value for the transition.
To normalize the operating parameter changes, the change in each variable (fs., 6 A, OB,
OC, 6B, 6C) is reduced down to a difference in phase. The greater the change in phase, the
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and their differences then combined into a single cost function. A number of cost functions
can be imagined, particularly if the variation in one parameter is more or less influential
than others. A simple implementation is the 2-norm,
Cost = |Af.| 2 + A6A|2 + |A6B12 + |A6 c 2 + OB 12 + AOC 2, (2.51)
which is a reasonably appropriate choice, as this is effectively a vector norm applied across
the dimensions of A.
2.5.2 Path Finding
If the search for the lowest cost path is approached by direct evaluation of each unique path,
a total of Nk paths must be evaluated, if there are k steps along the path and N choices at
each step. This brute-force method is functional, however extremely intensive for even few
steps and choices. A number of formalized algorithms exist that provide elegant methods
to evaluate the path-finding problem, most under the guise of network theory [ ].
Two provable algorithms for finding the lowest-cost path in a graph are Dijkstra and A*
(A-star). At the heart of the algorithms is the ability to prune sub-graphs from the search
space as lower cost paths are discovered. The graph traversal problem posed here is quite
simplistic and well defined in scope when compared to traditional applications in vehicular
route planning. To evaluate the use of path finding for determining the trajectory through
the operating points, the external constraints were held constant except for line, which was
broken into 100 equally spaced voltage steps. At each of these steps, a solution map was
created, as described in Section 2.
The initial graph construction involved selecting the 50 solutions with the lowest resonant
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Figure 2.16: The step-costs associated with the path in Fig. 2. t7, clearly illustrating the
sharp transitions of the associated path, found by Dijkstra, to the increased step costs
between 150-200 V.
current magnitude, a set with less than 2% difference at each step. The resulting path-cost
through the parameter space, generated by the Dijkstra algorithm, is shown in Fig. 2.6.
Unfortunately, the resulting path contains sharp transitions between 150-200 V, which can
be seen in the path as overlaid on the parameter space in Fig. 2.1 G.
To improve upon the generated path, a slightly modified operating point selection method
is employed. Instead of limiting the number of solutions per step to a fixed number, ad-
ditional solutions are added to each step in proportion to the path cost leading into or
out of that step. This process is performed iteratively, until either the path cost reaches
its minimum or a predetermined level. Figs. 2.1N and 2. 1 , illustrate the resulting path
and its cost progression for the improved solution. This new solution greatly improves the
smoothness of the resulting path, however, portions of the path have increased resonant
current magnitudes (thus power losses) than the original; incorporating the operating-point
solution objective-function into the step-cost function can be used to weigh these trade-offs.
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Figure 2.17: The path generated for operation over a line-cycle, with the 50 lowest resonant
current magnitude solutions at each point. The path solution exhibits sharp transitions in
all variables near Viine = 170 V.
- 61 -



































50 100 150 200 250 300
Line Voltage [VI
Figure 2.18: The step costs associated with the path in Fig. 2.19, illustrating the uniform
and low cost steps found by the Dijkstra algorithm.
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Figure 2.19: The path generated for operation over a line-cycle, with a relaxed resonant
























Prototype Design and Verification
3.1 Introduction
This chapter illustrates the performance and functionality of the series connected buffer-
block topology described in this thesis. The control and design methodology presented in
Chapter 2 is applied to an operational prototype, and the efficacy of the series buffer block
converter is shown.
First, the target design constraints are presented for the prototype, as well as the high-
level circuit design and implementation. Secondly, the testing methods employed, for both
static and dynamic operation, are described along side the results from their measurements.
3.2 Reference Implementation
The target implementation for the prototype platform is for an input from a single 72-cell
200 W photovoltaic module, and an output to a single-phase 240 Vac residential service.
The operating requirements for the inverter are outlined in Table
The prototype implementation considered in this chapter can be see in Fig. ',the FPGA
and microcontroller control boards (not shown) are presented in Appendix C along with
their associated code. The PCB is fabricated on FR4 with four 1 oz. copper layers, and
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Table 3.1: Prototype converter target requirements.
Parameter Value
Input Voltage 25-40 VDC
Output Voltage 240 ± 10% VAC
Input Power 0-200 W
Line Frequency 50-60 Hz
has outer dimensions of 7 inches by 4 inches. The PCB artwork and bill-of-materials can be
found in Appendix A.
3.2.1 Converter Design
The converter's central design follows directly on the circuit topology shown in Fig. 3.
(originally presented in Chapter *3). Each of the three active blocks contains additional
supporting hardware such as gate-drives, communication hardware, power supplies, and
protection circuits which are not shown in the figure. The three blocks' gate drive power
and digital signals are each independently isolated, then connected externally to a common
voltage source and digital-control development board. This provides added flexibility and
safety to the circuit while under test. A full list of the converter components, and detailed
schematic are located in Appendix A; a abridged listing of the primary circuit components
and operating parameters is found in Table 9.2.
The design of the transformer is one key element that benefits from the presence and
operation of the buffer-block; the turns ratio and secondary side volt-seconds are both
reduced. In a directly comparable topology [ ], implemented without the use of the series
buffer, a turns ratio of 1:7.5 (of an ideal minimum 1:6.8) was used, while the implementation
here uses a 1:5.0 ratio, with a lower limit below 1:4.8, depending on the switching modulation
and current drive method selected.
The transformation stage design closely ties the impedance of the series-resonant tank
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Figure 3.1: Photograph of the proof-of-concept implementation for the series buffer-block
topology, not including measurement probes and digital control board.
.. ...... .....I  .......
T1
Vdc
Inverter Transformation Buffer Cycloconverter
Figure 3.2: Power-stage circuit topology for the prototype evaluated in this chapter.
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Table 3.2: Operating range and Component listing for proof-of-concept converter imple-
mentation. The resonant component values are listed as the values measured in-circuit.
Parameter Value
Switching Frequency 100-500 kHz
Buffer Voltage 170 VDC
Buffer Capacitance 141 pF
Resonant Inductor 6.441 pH
Resonant Capacitance 0.602 pF
Transformer 1:53
Full-bridge MOSFETs4  60 V
8.0 mQ
Cycloconverter and 650 V
Buffer-block MOSFETs 5  299 mQ
1 Resonant Inductor - 9 turns, 325 strand 38 AWG litz; RM14-3F3 core, 3.8 mm center-post gap.
2 Resonant Capacitors - 6 Murata 0.1 pF 50 V COG, part number GCM31C5C1H1O4JA16L.
3 Transformer - Primary: 5 turns, 300 strand 40 AWG litz; Secondary: 25 turns, 100 strand 40 AWG
litz; RM14-3F3 core, ungapped. Leakage Inductance (Primary): 0.288 pH, Magnetizing Inductance
(Primary): 154.5 pH, Parallel Capacitance (Secondary): 23.9 pF.
4 NXP part number: PSMN8R5-60YS
5 STMicroelectronics part number: STD16N65M5
with the transformer turns ratio. The resonant inductor value was selected such that the
full-bridge was presented with a low enough impedance to meet the highest power transfer
requirement at the lowest input voltage, while also providing enough inductive energy to
provide ZVS transitions at low loads. The transformer turns ratio was the selected to ensure
voltage matching between the transformation stage and buffer/cycloconverter stages, as is
detailed in Section 2.2..
The resonant inductance of the circuit includes both the discrete inductor and the leakage
inductance of the transformer, totaling 6.76 pH. The resonant capacitance was selected
such that its impedance was less than half of the impedance of inductance at the minimum
frequency range (100 kHz). This resulted in a value of 0.6 pF, and placed the resonant
frequency at 79 kHz.
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Table 3.3: The power level and weighting values to calculate the CEC efficiency result.
Normalized Power 1.0 0.75 0.50 0.30 0.20 0.10
Weighting Factor 0.05 0.53 0.21 0.12 0.05 0.04
In determining the control parameters for the prototype converter, the direct search
method outlined in Section 2 2 was implemented, including the path-finding methods defined
in Section 27.
3.3 Testing Methodology
Efficiency for an inverter can be defined as power-out divided by power-in. The inverter
efficiency will vary with ambient temperature, DC input voltage, and the average power
delivery. As a result, defining inverter efficiency leaves a large space for interpretation. The
California Energy Commission has created a "weighted" inverter test procedure [ ] in an
attempt to distill these variations into a single number. This weighted inverter efficiency is
known as the CEC inverter efficiency, which the parameters are shown in Table :.
3.3.1 Static Measurements
To evaluate specifically defined operating conditions, such as discrete points over the line
cycle, requires steady-state dc-dc operation. In this case, all three ports of the converter will
be either sourcing or sinking power for the converter, therefore each block (including the
buffer) are connected to a dc power supply having a parallel-connected ballast resistance,
and series connected common-mode choke as shown in Fig. :_-.
The three power supplies and associated ballast resistance used for the PV, Line, and
Buffer are: KLP-150-16-1.2k with 50 , KLP-300-8-1.2k with 100 Q, and a KLP-600-4-
1.2k with 250 Q respectively. The ballast resistance for each power supply is implemented
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Figure 3.3: Illustration of the static dc-dc measurement setup. Each of the three ports must
be supplied and measured, as the buffer-block will either continuously sink or source power
at a single operating point.
using three parallel resistors with ratios of 1:2:2 which can be connected in combinations to
obtain alternative resistances if necessary. The common-mode chokes are used to reduce the
displacement-current flowing to ground through the capacitance of the power supplies and
meters. The common-mode inductance used for all three voltage measurements is 60 mH,
30 mH for the Buffer and Line power supplies, and 5 mH for the PV power supply.
Measuring voltage and current for all three converter ports is implemented with a Keith-
ley 2701 DMM, with a Model 7700 multiplexer module. When the converter is operated
in steady-state at fixed dc operating points, the meter performs multiple high-resolution
sequential readings for the three voltage and three current values, which are then used to
calculate the power loss and efficiency results.
3.3.2 Dynamic Measurements
In contrast to the step-by-step static measurement method, the dynamic measurement
method in Fig. :M operates the converter with a continuous sinusoidal output voltage.




Figure 3.4: Illustration of the dynamic dc-ac measurement setup. Only the input and
output ports are supplied and measured, as the buffer-block state-of-charge is managed by
the system control.
the Buffer, as operation of the converter under ac conditions ideal results in no net power
transfer from the buffer.
The ac-line source comes from an HP/Aglient 6834B three-phase line simulator, of which
a single phase is connected. The same ballast resistances, common-mode chokes, and power
supply for the PV port as the static measurements in Section " are used. To measure the
current and voltages for the dynamic operation, four synchronized Agilent 34410a DMMs
sampling at 10 kHz are used. The waveform captures were preformed using a Tektronix
4054B oscilloscope, with P5250 high-voltage differential probes and TCP202 current probes.
3.4 Experimental Results
The operating point solutions for the static measurements were selected based on the simple
metric of minimizing the resonant current, which is highly correlated with the converter
losses. Three captured waveforms for a 32V, 100W input are shown in Figs. >., 3,
and for a instantaneous line voltage of 0, 170, and 340 V respectively. These waveform
captures clearly show the phase shift of the switching waveforms in each case, and the clean
zero-voltage switching transitions for all devices.
The efficiency results for the 5 power levels (the 10% power level is not included) are
given in Fig. for 25, 32, and 40 V input voltages. The static testing was performed at
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Figure 3.5: Operational prototype waveforms for Pavg=100W, Vpv=32V, Vbuf=170V,
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Figure 3.6: Operational prototype waveforms for Pavg=100W, Vpv=32V, Vbuf=170V,
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Figure 3.7: Operational prototype waveforms for Pag=100W, Vpv=32V, Vbaf=170V,
and Vuine=340 V. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4:
Cycloconverter.
14 points over a quarter line-cycle. When these results are weighted according to Table:;:
a CEC efficiency of 96.6% is calculated, minus the impact of gate-drive and digital control
losses which were not accounted for. The gate-drive losses are highly frequency dependent,
varying from 0.4 W at 100 kHz to 1.8 W at 500 kHz, which impacts the low power levels the
most according to Fig. ;- weighted over the CEC measurements, this comes out to an
approximately 0.75-1.25% additional loss in efficiency. The operating point parameters of
the converter for each tested point are shown in Figs. "- : I for fsw, 6A, and (OR, OC)
respectively. The frequency variation clearly shows an increase at lower power levels and
higher input voltages, whereas the duty cycle and phase-shift parameters
Fig. shows the power transfer for the three ports of the converter as plotted over a
quarter line-cycle, along with the ideal target curves. The results illustrate the constant
power from the PV port, sinusoidal power output to the line, and the bi-directional sinu-
soidal power transfer in the buffer-block. This verifies, at least for stepped static-operating
modes, the proper operation of the topology with the predicted operating point solutions.
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Operating-Point Efficiency Measurement (Power Stage Only)
Line Phase [degrees]
Operating-Point Efficiency Measurement (Power Stage Only)
10 20 30 40 50
Line Phase [degrees]
60 70 80 S
Line Phase [degrees]
Figure 3.8: Static
(middle), and 40 V
dc-dc efficiency measurements for input voltages of 25V (top), 32V
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plots correspond to the input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for
14 steps over a quarter line-cycle, and five power levels.
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Operating-Point Full-Bridge Duty-Cycle
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Figure 3.10: Full-bridge inverter duty-cycle for the static dc-dc operating points from
Fig. I. The plots correspond to the input voltages of 25V (top), 32V (middle), and
40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.
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3.4 Experimental Results
Operating-Point Buffer and Cycloconverter Phase-Shift
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Figure 3.11: Buffer-block and cycloconverter phase-shift values for the static dc-dc operating
points from Fig. :. The plots correspond to the average power levels of 40 W, 60 W, 100 W,
150 W, and 200 W, for 14 steps over a quarter line-cycle, and three input voltages. In each
plot, the cycloconverter datasets are represented by the dashed line, while the buffer-block
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Figure 3.12: Constant input power (blue,cyan) - Sinusoidal output power (red,yellow)
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Figure 3.13: A multiple-input multiple-output model for the converter control, with a feed-
forward lookup table.
To eliminate the use of the auxiliary power supply attached to the buffer-block, and
demonstrate stand-alone dc-ac conversion, the path-finding method described in Section 2.5
is used to populate a lookup table. The terminal parameters are measured in real-time and
used to select the appropriate control parameters for the converter from the precomputed
solutions, as shown in Fig. 11.
The captured switching waveforms of the converter running into an ac line are shown in
Fig. I for 10 cycles. The scope screen-capture is of the full sampled waveform data, of
which Fig. :11 shows a zoomed area at an ac-line zero-crossing. Both waveform captures
show the repeating resonant current envelope, and full bi-polar ac operation, and clean zero-
crossing behavior. In this case, the buffer-block capacitance was intentionally undersized to
94 pF, to verify the ac-power transfer through the buffer by inspecting the buffer voltage.
The voltage and current waveform measurements for the input and output of the converter
are shown in Fig. 16. The ideal results would be a constant input voltage and current
with a sinusoidal output current in phase with the output voltage, however the measured
results deviate from this somewhat for two primary reasons.
Prototype Design and Verification
Figure 3.14: Overview of switching waveforms for the series-buffer-block prototype converter
running into an ac-line, with Pavg= 100 W, Vpv=32V, Vaf~170 V. The waveforms are CH1:
Resonant Current, CH2: Full Bridge, CH3: Buffer-Block, CH4: Cycloconverter.
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Figure 3.15: Enlargement of a zero-crossing from the waveform in Fig. 3. 14, for the series-
buffer-block prototype converter running into an ac-line, with Pavg=100 W, Vpv=32V,
Vbfl70 V. The waveforms are CH1: Resonant Current, CH2: Full Bridge, CH3: Buffer-
Block, CH4: Cycloconverter.
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Figure 3.16: The input and output, voltage and current, waveforms for the series-
buffer-block prototype converter running into an ac-line, with Pavg= 100 W, Vpy=32V,
Vu 170V, Vac=240 Vrms. The waveforms are CH1: Input Current, CH2: Output Cur-
rent, CH3: Input Voltage, CH4: Output Voltage.
First, the operating point solutions were initially calculated with an assumption of a
constant dc voltage on the buffer capacitor, but as seen in Fig. :. 11, a voltage ripple was
permitted. This is only a small contributor to the input current ripple, as the variation will
slightly skew the expected resonant current shape, and thus the current transferred. This
contribution could be nearly eliminated with the addition of a larger buffer capacitor.
The second, and more significant impact on the non-ideal behavior, comes from the
delay associated with the analog-to-digital measurement process and the update time of
the converter operating parameters. The A/D and parameter update latency result in the
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converter reacting with a non-negligible delay, and delivering a phase shifted current to the
line. This phase shift between the current and voltage results in reactive power flow to the
line, which is ultimately reflected back as input power ripple. It is worth noting that the
precomputed lookup table could be compensated to account for this delay, removing this a
source of error.
3.5 Conclusion
In this chapter, the operation of series buffer-block topology is clearly demonstrated, as is
the efficacy of the converter model and associated parameter solution methods. The CEC
efficiency demonstrated for the static measurements exceeds 96.5% for the power stage,
and approximately 95.5% overall; the ac-connected test demonstrated 95.3% efficiency, all
inclusive, for the input power and voltage tested.
For the results presented in this chapter, it should be noted that the operating point
solutions used for the converter testing (both static, and dynamic), were calculated us-
ing the converter models, simulation techniques, and path finding algorithms presented in
Chapter 2. There was no attempt to tune or hand-select any of the operating parameters,
and it should be expected that small refinements to the parameter selection process, or the
inclusion of non-ideal components in the converter models, should readily improve the upon





Interfacing to a three-phase system bypasses the issues of energy storage in the power
converter. Even though each phase individually has a sinusoidal power transfer requirement,
the sum of all three phases results in a constant power transfer. This effectively eliminates
the need for the large energy storage buffer needed in the converters designed for single phase
systems, as outlined in Chapter 1. For this reason, a three phase inverter is a substantial
improvement over three single-phase inverters in a system where this configuration can be
supported.
Even though the energy storage buffer can be eliminated, the basic approach of the series-
buffer-block topology finds appropriate application. The original design can be extended
by the use of additional series connected blocks, with the limitation being the synthesis of
the resonant current through the circuit.
4.2 Balanced Three-Phase Operation
An ideal switch model of a series-connected three-phase converter output stage is illustrated
in Fig. 4.1b. The operation of a balanced three phase voltage distribution system relies on







Figure 4.1: A three-phase output, series-connected converter illustrated using (a) an exam-
ple implementation with MOSFET devices, series-resonant tank, and an individual trans-






4.2 Balanced Three-Phase Operation
Three Phase Voltage Waveforms
0 2pi/6 2pi/3 pi 4pi/3 2pi
Line Phase [rad]
Figure 4.2: Three-phase voltage waveforms, where each sinusoid is separated by 27r/3 radi-
ans.
voltage constraints
Vi(t) = Vpk sin(w1 t + #j) (4.1)
for i - {1, 2, 3}, where #1=0, #2=27r/3, and #3=47r/3 for V1, V2, and V3 respectively.
Fig. I2 plots these three sources over a line 27r cycle. For the delivery of power at unity
power factor, the local average terminal current requirements over a switching cycle are
proportional to the voltages
(4.2)
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Vt It Vt 11
Vr fIr U Vr f Ir
(a) (b)
Figure 4.3: The standard switching module implemented with (a) a canonical single-pole-
dual-throw switch, and (b) two complimentary single-pole-single-throw switches.
These voltage and current relationships yield the expected sinusoidal power transfer to
each source
Pi(t) = Vi(t)I (t) = Ppk sin 2 (w1t + 0i) (4.3)
4.3 Power Modulation
The modulation of power through the blocks of the converter is accomplished by controlling
the switching function of each block relative to the series resonant current. The basic circuit
models for a single block is presented in Fig. 4.3, and the accompanying switching waveforms
are shown in Fig. t. 1.
The power transfer for the circuit block is defined by voltage and current magnitudes,
as well as two control variables: the pulse width, 6, and the phase shift, 0. Modulation by
use of 0 is called phase-shift modulation, while the use of 6 is referred to as pulse-width
modulation (PWM). For the analysis presented here, phase-shift control is implemented,
with the assumption that 6 remains a constant.
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Waveform Controls for Power Modulation
I.(t)
0
Figure 4.4: The relationship between the series-path current, ir(t), and voltage switching
function, Vr(t), determines the transfer of energy through the converter.
The average transfer of power from the current source over a switching cycle can be
written as the time-averaged product of the source's applied current and voltage waveforms,
Pr= 1 r(t ir(t)dt
VtIr
Pr = 't Irsin(6/2) cos(O),7
(4.4)
(4.5)
given the parameters 6 and 0, expressed in radians. This solution supposes that the terminal
voltage V, and resonant current magnitude Ir are constant. However, if these values are
permitted to vary over time, but at a rate such that they can be considered constant over
a switching cycle, the average power transfer over a switching cycle can be rewritten as
P(t) = (t)Jr(t) sin(6(t)/2) cos(0(t)).
7r
(4.6)
The expressions for power transfer for a single source in ( 1), and the power transfer for




Vpk sin(Wlt + <p )I (t) =VkSinl(W1t + qi)Ir(t) sin(3(t)/2) cos(62 (t))7T
ir
i ( iIr ())Irit)) sin(6(t)/2) cos((t))




where the sign of angle determines if the voltage switching waveform leads or lags the current
- ultimately resulting in either a hard-switching or soft-switching condition. The desired
sign can be derived from the sign of the terminal voltage, V(t); zero-voltage switching is
obtained for
sgn(0i(t)) = sgn(-Vi(t)) (4.10)
giving the proper solution for Oi(t) to be
0i(t) = sgn(-Vi(t)) cos-1 I,(t) in (t) ) (4.11)
4.4 Effective Load Impedance
The waveforms in Fig. 4. can also be expressed and analyzed in terms of the phasors (with
the implicit ei"t omitted)
4.4 Effective Load Impedance
Figure 4.5: The input impedance notation of the canonical switching module.
Jr = r
- 2




With phasors defined, an equivalent impedance for each block can be generated, as indi-
cated in Fig. 4.5. The impedance driven by the current source, is written simply as
zr=Vr
Ir




which indicates that the impedance is a variable magnitude complex load, based on the
selection of control variables 5 and 0. Additionally, the variables in (4 17) can be extended
using time varying phasors to give the time varying impedance
(4.16)
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To be clear, the expressions are "time dependant impedance", which is the impedance at
the switching frequency as it varies in time (slowly) over a line cycle. Consequently, this
does not represent an inappropriate admixture of time and frequency domains as may be
suspected in expressing Z as a function of t. When written in terms of the an unknown
line-interface voltage source V(t), and the solution for the corresponding 9i(t), the result
in (4. 16) can be expressed as
Zi(t) = -(t)2 sin(6j(t)/2) [cos(Oi(t)) + j sin(Oi(t))] (4.17)Ir (t) 7r
I(t) 2 rif)g~ i tZi (t) =- --(  sin(6(t)/2) 7 iW - j sgn (Vi (t)) 1. -t (4.18)Ir (t) 7r sin(6/2)I,(t) si(/)r(t) '
resulting in an expression for the input impedance for the single block i. The effective
impedance seen by the resonant current source in Fig. 1 b1, is the sum of the input
impedances of the three series-connected blocks.
To find an expression for the sum of the three impedances over a line cycle, the expression
must be broken up into multiple domains to account for the non-algebraic nature of the
sgn() function in each expression. The sub-domains are delineated by the zero-crossings of
the voltage sources. Additionally, the three-phase waveform sum is periodic over [0, r/3],
so redundant sections can be avoided, leaving this single domain with even symmetry.
The equivalent impedance of the three series-connected blocks is
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sin(6(t)/2) [ rI 2 (t)
sin(5/2)Ir (t)
+ I() 2 sin(6(t)/2) 7r13 (t)[sin (f/2)Ir (t)
i sn (6o/2()I (t))
sin()tIr (t)f
-31 (sin(6r1(5tIr(t))
which can be simplified by using only phase-shift modulation (6=7r), and assuming a con-
stant magnitude for the resonant current envelope, Ir(t)=7rIpk. This simplification gives
Z(t) =Vpk sin (wit) 2 [sin (wit) - j 1 - sin2 (
7Ipk 7 L I
Vk sin (wit + 2,,)
+ V 7rik
V~k sin (wit +-4-
+ 7FIpk
2 sin (wit + 2
2 sin (wit + )
+j 1 - sin2 (t+
- j 1 -sin2 wt + .
Of greatest interest are the real and imaginary components, which are orthogonal and
can be treated independently. First, the real part gives
Re {Z(t)}= 2
'pk 7r
[sin 2(wit) + sin 2 (wit + 27) + sin 2 (wit + 4,T (4.21)
(4.22)Re {Z(t)} = k
Ipk 7r





identities [ ]. This constant valued result is notable, although unsurprising, as this is a
byproduct of the constant-power aspect of balanced three-phase systems. The investigation
of the imaginary part of the impedance in (4.20), begins by applying the substitutions
cos x= + 1 - sin 2 x, and sin(2x)=2sin(x) cos(x), which restricts the valid domain of wt
to [0, r/6]. These substitutions yield the much simpler result of
pk 12 1i(2 1t2)1 7
Im {Z(t)} =k 2 sin(2w t) + 2 sin 2wlt + 2 2 sin 2wlt + 2 , (4.23)Ipk 72 _ 2 2 3 )-2 3_
which can be factored further (with the same limited domain) to
Vk 2 ,Im {Z(t)} = 2 sin (2 [w1t +- , (4.24)
Ipk 7T 6
which is periodic about 7r/6 with even symmetry. The calculated real and reactive impedances
of (4.22) and (4.24) are plotted in Fig. 4h. The ratio of 1.5:1 for real to reactive impedance
is very favorable when contrasted with the ratio of 1:1 (down to as low as 0.5:1) for the
single-phase converter described in Sections 2.2, and 2.2.5.
4.5 Simulation Results
The circuit simulation schematic in Fig. I U is constructed to implement the phase-shift
modulation solution in (1. [ 1) for the three phase converter. The sub-circuit X1, which
provides the switching control signals for each block, is implemented as a "soft" digital
controller, described by the following C code:
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. II
0 pi/6 pi/2 pi
Line Phase [rad]
3pi/ 2
Figure 4.6: Real and reactive impedance waveforms for a three-phase-output series-
connected inverter-cycloconverter system.
1 vlogic = 5;
2
3 vpl = sin(wline*t - 0);
4 vp2 = sin(wline*t - 120);
5 vp3 = sin(wline*t - 240);
6
7 vtl = (vpl>0) ? acos(vpl) -acos(vpl);
8 vt2 = (vp2>0) ? acos(vp2) -acos(vp2);
9 vt3 = (vp3>0) ? acos(vp3) -acos(vp3);
10
11 vgl = ( sin(wsw*t - vtl) )>0 ) ? vlogic 0;
12 vg2 = ( sin(wsw*t - vt2) )>0 ) ? vlogic 0;
13 vg3 = ( sin(wsw*t - vt3) )>0 ) ? vlogic 0;
The resulting waveforms from the simulation are shown in Fig. , with the individual
traces of the voltages and impedances labeled. Comparing these simulation waveforms with
4.5 Simulation Results
0.0
- ... . - - -
.I
Multi-Phase Grid Interface
those of the calculated results in Figs. 1.2 and 1.,7 indicates that the relative magnitudes
and periodicity match, validating the derivation. The sinusoidal power transfer constraint in
(4 :i) is verified by inspecting a single phase of the three phases in the circuit, also displayed
in Fig. 1.
4.6 Conclusion
This chapter introduced an extension of the series-buffer topology to a balanced three-phase
system. The power modulation and system control are derived using the same methodology














































4e-33 : 12e- 16e-3
(b)
Figure 4.8: The resulting voltage and impedance waveforms for the circuit simulation of
Fig. 1.7, for (a) all three phases and (b) a single phase of the circuit.
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The primary objective of this thesis was to develop a grid-tied power converter, with the
goal of improving present-day efficiency, and provide a path for future improvements. The
dc-ac inverter application was chosen due to the continued interest and rapid development
in photovoltaic systems. In particular, the emergence of micro-inverters in the commercial
space has illustrated the demand for high-efficiency and reliability of power converters in a
small form factor.
The content of this thesis has provided tools and techniques for the development of a
single-phase ultra-high efficiency grid-connected power converter, which
* provides independent control of the power buffering, allowing a reduced energy storage
requirement,
e is stable and controllable over wide input and output voltages and output power levels,
e has bi-directional power transfer capability, including reactive power transfer,





There are a number of areas in this thesis where additional work and refinement can be
identified, however there are four areas which I would have enjoyed spending additional
time.
1. Evaluation of an alternative implementation of the high-frequency inverter and trans-
formation stages, which may reduce the large operating frequency range or improve
efficiency.
2. Further operational investigation into the reactive power compensation ability of the
converter, particularly in regard to the robustness of the grid zero-crossing behavior
and output distortion characteristics.
3. Parametric modeling of the path-finding solutions of the predictive control, partic-
ularly as the inclusion of additional dimensions precludes the use of a single, large,
lookup-table.
4. Development of closed-loop control strategy for the converter, which is tolerant of
measurement inaccuracies and component variations.
It is my hope that some of these areas may be approached at some point, either as an




Converter Schematics, Bil l- of-Materials,
and PCB Artwork
A.1 Bill of Materials
Identifier Description
C13, C20, C22, C36, C37 X7R Ceramic, 0603
C27, C28, C32, C77, C98 C-POL, E7,5-18
C17, C23, C26, C41, C95, C116, C117, C118 Panasonic D
C64 C225-108X168-SMD
C29, C42, C43, C44, C45, C46, C47, C54, C66, C100, C101, X7R Ceramic, 1206
C104, C105, C106, C107, C108, C109, C110, C111, C112,
C113, C114, C115
C18, C21, C24, C25, C34, C35, C39, C48, C49, C50, C51, X7R Ceramic, 1210
C52, C94, C99
C9, C1O, C11, C55, C56, C57, C58, C59, C69, C70, C71, X7R Ceramic, 1812
C72, C73, C74, C75, C78, C79, C81, C82, C83, C96
C19 Panasonic G
C86 0.1pF, X76, 0603
C40, C87, C88 0.1pF, X7R, 0805
C1, C5, C12, C30, C60 0.22pF, X7R, 0603
C3, C7, C38, C62 0.47tF, X7R, 0603
C4, C8, C33, C63, C65, C76, C97 2.2piF, X7R, 0603
C2, C6, C14, C15, C31, C61, C67, C68 2.2pF, X7R, 0805
Dl, D2, D4, D5, D20 DIODE123
D9, Di1 DIODE323
U6, U7, U9 FAN7390M
JP4 JUMPER
JP1, JP2, JP3, JP5, JP6, JP7 PINHD-2X5
R1, R2, R3, R4, R5, R6, R7, R8, R9, RIO, R11, R12, R13, Resistor, 0603




Converter Schematics, Bill- of-Materials, and PCB Artwork
Identifier Description
D3 11V Zener, SOD323
IC1, IC2, IC3, IC4, IC5 ADUM3210
CM1, CM4, CM5 Common-Mode Choke
LED1, LED2, LED3, LED4, LED5, LED6, LED7 LED, 0603
U10 LNK302
Ul, U4 LTC4444
X1, X2, X5 MSTBV2
X4, X6, X7 MSTBV4
Q1, Q2, Q3, Q4, Q15, Q17 NFET-3
Q6, Q9, Q12, Q13 NFET-8
U$1 OPTO1SOP4
X3, X8 RM14-FULL
U2, U3, U5, U8 TPS715
TP1, TP3, TP4, TP5, TP7, TP8 TPTHL
TP6, TP9 TPTHS




Table A.1: [[TODO: Bill of Materials]]
Part Designator(s) Description Manufacturer Part Number
X1 User-Defined Part MyCompany A1234-67
X1 User-Defined Part MyCompany A1234-67
A.2 Converter Main-Board
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Figure A.8: Bottom inner copper (3) layer.
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A.3 Isolated Voltage Measurement
A.3 Isolated Voltage Measurement
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Figure A.12: Schematic of the isolated voltage measurement plug-in board.
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Figure A.14: Top solder mask layer.
Figure A.15: Top copper (1) layer.
















1 from math import pi
2 import numpy as np
3
4 # Return the argument that is numerically in the middle
5 def limit(a,b,c):




10 def calculate-deadtime(origop, slqoss-func=None, s2qoss-func=None, uqoss-func=None,
bqoss-func=None, mindt=Oe-9):
11 op = dict(origop)
12
13 zero = lambda v: 0.0
14 if not slqoss.func: slqoss-func = zero
15 if not s2qoss-func: s2qoss.func = zero
16 if not uqoss-func: uqoss-func = zero
17 if not bqoss-func: bqossjfunc = zero
18
19 # Calculate the fraction of the charge required to what's available, which
20 # is also the "bias", which indicate the shift of the rise/fall
21 # of the waveform from the ideal center location
22 biassljh = limit(1,0, (slqoss-func(op["vi"]/op["N"])/op["N"]) / abs(op["zvsqs1"][0]) )
23 biass2_lh = limit(1,0, (s2qoss-func(op["vi"]/op["N"])/op["N"]) / abs(op["zvsqs2"] [0]) )
24 biasu-lh = limit(1,0, ( uqoss-func(op["vl"]) ) / abs(op["zvs-qu" ][0]) )
25 biasblh = limit(1,0, ( bqoss.func(op["vc"]) ) / abs(op["zvsqb" ][0]) )
26
27 biasslhl = limit(1,0, (slqoss-func(op["vi"]/op["N"])/op["N"]) / abs(op["zvsqsl"] [1]) )
28 biass2_hl = limit(1,0, (s2qoss-func(op["vi"]/op["N"])/op["N"]) / abs(op["zvs-qs2"] [1]) )
29 biasu-hl = limit(1,0, ( uqoss-func(op["vl"]) ) / abs(op["zvsqu" ][11) )
30 biasb-hl = limit(1,0, ( bqoss-func(op["vc"]) ) / abs(op["zvsqb" ][1]) )
31
32 #print uqossjfunc(op["vl"]), bqoss-func(op["vc"])
33
34 # Correct the sign on the bias to indicate if the transition is shifted
35 # towards the rise or fall signal
36 # A negative bias value indicates that the first half of the transition
119 -
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# takes longer than the second half
biassl-lh = biassl1lh * np.sign(op["zvs.qsl"][0])
biass2_lh = biass2_lh * np.sign(op["zvs.qs2"][0])
biasulh = biasulh * np.sign(op["zvsqu" ][0]) *
biasblh = biasb-lh * np.sign(op["zvs.qb" ][0]) *
biassl1hl = biass1_hl
biass2_hl = biass2_hl
biasuhl = biasu-hl *












np. sign(op ["zvs.tb" ] [1]-pi/2)
#print biass1_lh, biass2_lh, biasujlh, biasblh
#print biass1_hl, biass2_hl, biasu-hl, biasb-hl
# Use the fraction of charge to determine the corresponding
mint = 2*pi*mindt*op['fsw']
as1_lh = max(mint, op[I"zvs-ts1"] [0]*biass1_lh)
as2_lh = max(mint, op["zvs-ts2"][0]*biass2_lh)
au_lh = max(mint, op["zvs_tu" ][0]*biasu-lh)
ab-lh = max(mint, op["zvs-tb" ][0]*biasb-lh)
percent transition time
asijhl = max(mint, op["zvs.ts1"][1]*biassihl)
as2_hl = max(mint, op["zvs-ts2"][1]*biass2_hl)
auhl = max(mint, op["zvs-tu" ][1]*biasu-hl)
ab-hl = max(mint, op["zvs.tb" ][1]*biasb-hl)
#print asljh, as2_lh, aujlh, ablh
#print as1_hl, as2_hl, au-hl, ab-hl
# Calculate the dead time for the falling and rising signals (in that
# order) for both the low/high and high/low transitions
op["asllh"] = ( asljh*(0.5-0.25*biassllh), asllh*(0.5+0.25*biassljh)
op["as2_lh"] = ( as2_lh*(0.5-0.25*biass2_lh), as2_lh*(0.5+0.25*biass2_lh)
op["au-lh" ] = ( au-lh *(0.5-0.25*biasu-lh ), aulh *(0.5+0.25*biasu-lh )
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90
91 op["lag.sl"] = (delays["com"]+delays["sl"]) * 2*pi*op["fsw"]
92 op["lag-s2"] = (delays ["com"] +delays ["s2"]) * 2*pi*op["fsw"]
93 op["lag-u" ] = (delays["com"]+delays["u" ]) * 2*pi*op["fsw"]









6 import numpy as np
7 import matplotlib.pyplot as plt
8
9 def findclusters(vlist, thresh):
10 # vlist = list(vlist)
11
12 # Clusters are found by taking the difference between the sorted points
13 # in each dimension
14 # The locations where the difference between the x or y locations is
15 # greater than thresh are assumed to be locations where a new cluster
16 # has begun/end. This requires the addition of the first and last
17 # locations to indicate the start of the first, and end of the last.
18
19 vlist.sort()
20 vdiff = np.diff(vlist) # take diff of x coords
21 #print "Vdiff:", vdiff
22 vclusterloc = ( abs(vdiff)>thresh ).nonzero()[0] # check for threshold
23 vclusterloc = np.concatenate(([0], vclusterloc+1, [len(vdiff)+1]))
24
25 # Generate a list of ranges for the clusters
26 clusterlist = []
27 for cl in range(len(vclusterloc)-1):
28 clusterpoints = vlist[vclusterloc[cl]:vclusterloc[cl+I1]
29 #print "Points in this cluster: ", len(clusterpoints)
30 pmin = np.min(clusterpoints)
31 pmax = np.max(clusterpoints)





37 def intersection.by-contour(xyvali, zvall, xyval2, zval2):
38 # For both the desired source and line power, create a new contour plot
39 # with the only contour line being the power. The (x,y) values for the




c = ax.contour(xyvall, [zvall])
p = c.collections[O].get.paths()
xyl = np.array([]).reshape((0,2))
for i in range(len(p)):









xy2 = np.concatenate( (xy2,p[i].vertices),0)
# The (x,y) pairs are in the [0,domN] domain, but not necessarily
# integers. Each value is bounded to integers to ensure that an
# intersection point generates at least one common value.
# These sets are then intersected to find the common (x,y) pairs;
# there may be many of them around each intersection point due to the
# integer bounding
xylset = set( (tuple(x) for x in list(np.floor(xyl))) ) | set( (tuple(x) for x in list(
np.ceil(xyl))) )
xy2_set = set( (tuple(x) for x in list(np.floor(xy2))) ) | set( (tuple(x) for x in list(
np.ceil(xy2))) )
xy-set = xylset & xy2_set
#print "contour xyl set: ", xyl




dAO = np.diff(A, axis=O)






B = np.transpose(B) # required for some
xypoints = np.transpose(B.nonzero()
reason to match the original contour version
return xypoints
def intersection-by-bitmap(pxy1, zvall, pxy2, zval2):
xyl = bitmap-contour-points(pxyl, zvall)
#print "bitmap xyl set: ", xyi
xy2 = bitmap-contour-points(pxy2, zval2)
xylset = set( (tuple(x) for x in
xy2_set = set( (tuple(x) for x in
xy-set = xylset & xy2_set
xyl.tolist() )
xy2.tolist() )
#print "Threshold xyset: ", xy-set
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92 return xy-set
93
94 def estimate-contour-intersection(xyl, zi, xy2 , z2, thresh=10):
95 #xy-set = intersection-by-contour(xyl, zi, xy2, z2)
96 xy-set = intersection-by-bitmap(xyl, zi, xy2, z2)
97 #print "Set differences: ", (xy-set - xy-set2)
98




103 # Convert the resulting set of tuples to a list of lists, for simplicity
104 xy-list = [list(i) for i in xy.set]
105
106 # Assemble the set of possible xy clusters, checking them against the
107 # original xylist values to eliminate false intersections that occur
108 # from unintentional x,y overlaps
109 xclusters = find-clusters([xy[O for xy in xy-list], thresh)
110 #print "x Clusters Found:", xclusters
111 yclusters = find-clusters([xy[1] for xy in xy-list], thresh)
112 #print "y Clusters Found:", yclusters
113
114 xyclusters = []
115 for xc in xclusters:
116 for yc in yclusters:
117 valid = False
118 for x,y in xy-list:
119 if (xc[0]<=x<=xc[1]) and (yc[0]<=y<=yc[1]):









1 import numpy as np
2 import scipy.sparse as sparse
3 import scipy.linalg as linalg
4 import pylab
5 #from scipy import sparse.linalg
6 import math
7 from math import pi
8






13 def __init__(self, converter, ideal):
14 self.timevar = "Time"
15 self.converter = converter
16 self.waves = {}
17 steps = converter.pwncore.counter.terminal_count
18 Tout = 1/converter.pwmcore.counter.out-freq
19 dt = 1/converter.pwmcore.counter.count-freq
20 self.waves[self.timevar] = np.linspace(O, Tout - dt, steps)
21
22 chans = converter.pwmcore.channels.keys()
23 for ch in chans:




28 self.waves ["vsi"] = (self.waves["i1B"] )*converter.oppoint.params[I"vi"]
29 self.waves ["vs2"] = (self.waves["i2B"])*converter.oppoint.params[i"vi"]
30 self .waves ["vs"] = (self .waves ["i2B"]-self.waves["ilB"] )*converter.oppoint.params["
vi"]
31 self.waves ["vb"] = self.waves["bbB"]*converter.oppoint.paramsl"vc"]
32 self.waves ["vu"] = self.waves["cpB"]*converter.oppoint.params"vl"]
33 self.waves["vt"] = self.waves["vs"] + self.waves["vb"] - self .waves["vu"]
34 self.generateCurrentWaveform()
35
36 def createWaveform(self, onval, offval, ideal):
37 if ideal:
38 wave = np.zeros(self.waves[self.timevar].shape)
39 start = min(onval, offval)
40 stop = max(onval, offval)
41 wave[start:stop] = 1
42 if(onval<=offval):
43 # If on came before off, we did the right thing
44 pass
45 else:
46 # Off came before on, so we have to invert the waveform
47 wave = (wave==0)*1.0
48 else:
49 wave = []
50 if (onval<=offval):
51 wave = np.zeros(self.waves[self.timevar].shape)
52 wave[onval-2] = 0.05
53 wave[onval-1] = 0.20
54 wave[onval ] = 0.80
55 wave[onval+1] = 0.95
56 wave[onval+2:offval-2] = 1
57 wave[offval-2] = 0.95
58 wave[offval-1] = 0.80
59 wave[offval X len(wave)] = 0.20
60 wave[(offval+1) ' len(wave)] = 0.05
61 else:
62 wave = np.ones(self.waves[self.timevar].shape)
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63 wave[offval-2] = 0.95
64 wave[offval-1] = 0.80
65 wave[offval I = 0.20
66 wave[offval+1] = 0.05
67 wave[offval+2:onval-2] = 0
68 wave[onval-2] = 0.05
69 wave[onval-1] = 0.20
70 wave[onval X len(wave)] = 0.80




75 def plot(self, *names):
76 if len(names)==0:
77 names = self.waves.keys()
78 names.remove(self.timevar)






85 #scipy.sparse.linalg.spsolve(A, b, permc-spec=2)
86 def generateCurrentWaveform(self):
87 steps = int(self.converter.pwmcore.counter.terminal-count)
88 dt 1/self.converter.pwmcore.counter.count_freq
89 L = self.converter.L
90 C = self.converter.C
91 R = self.converter.R
92
93 vals = [1]*2*steps
94 rows = range(steps) + [steps]*steps
95 cols = [steps]*steps + range(steps)
96 A = sparse.csrmatrix( (vals,(rows,cols)))
97
98 k = L/(dt**2)




103 [-1,0,1,-(steps-1),steps-1], (steps+i, steps+1)).tocsr()
104
105 #
106 k = R/dt
107 Ar = sparse.lil-diags([[-k]*(steps)+[0],
108 [k]*(steps-1)+[0],
109 [k,01],









117 A = A + Al + Ar + Ac
118
119 # vt = vs + vb - vu
120 vt = self.waves["vt"]
121 #vt = vt-np.average(vt) # remove dc offset
122 b = np.zeros(steps+1)
123 b[:-1] = np.diff(np.concatenate( (vt, [vt[0]]) )) / dt
124
125 # extend solution to include sum(ik)=0
126 sparse.linalg.use-solver(useUmfpack=False)
127 x = sparse.linalg.spsolve(A,b)
128 #x = x - np.average(x) # enforce zero dc current
129
130 self .waves ["is"] = x[:-1]
131
132 def generateCurrentWaveform-old(self):
133 steps = self.converter.pwmcore.counter.terminal-count
134 dt = 1/self.converter.pwmcore.counter.count_freq
135 L = self.converter.L
136 C = self.converter.C
137 R = self.converter.R
138
139 A = np.ones((steps+1,steps+1))
140 #A[:,-1] = np.zeros(steps+1)
141 A[-1,-1] = 0
142 b = np.zeros(steps+1)
143
144 Al = ( np.diag(np.ones(steps-1),k=1) 
- 1*np.diag(np.ones(steps),k=0)
145 Al[-1,01 = 1
146 Al = Al * L/(dt)
147 #
148 Ar = ( np.diag(np.ones(steps-1),k=1) )
149 Ar[-1,0] = 1
150 Ar = Ar* R
151 #
152 Ac = ( np.tril(np.ones((steps,steps)),k=1) )
153 Ac[-1,0] = 2
154 Ac = Ac * dt/C
155 #
156 A[:-1,:-1] = Al + Ar + Ac
157
158
159 # vt = vs + vb - vu
160 vt = self.waves["vt"1
161 #vt = vt-np.average(vt) # remove dc offset
162 b[:-1] = vt
163
164 # extend solution to include sum(i-k)=0
165
166 x = linalg.solve(A,b)








173 def __init__(self, name="", valdict=NIone):
174 self.name = name
175
176 self.target = {}
177 self.target["pin"] = 0
178 self.target["pout"] = 0




183 # Inverter Parameters
184 self .params["vs"] = 0
185 self.params["ds"] = 0
186 # Buffer-Block Parameters
187 self.params["vc"] = 0
188 self.params["tb"] = 0
189 self.params["db"] = 0
190 # Cycloconverter Parameters
191 self .params["vl"] = 0
192 self.params["tu"] = 0





198 def generate-model(self, fclock=lOOe6):
199 clk = self.params.has-key('pwmclock') and self.params['pwmclock'] or fclock
200 self.model = ConverterModel(self, fclock=OOe6)
201
202 def generate-waveforms(self, ideal=True):




207 def __init__(self, op, fclock):
208 self.L = 1.0
209 self.C = 1.0
210 self.R = 1.0
211 self.L = op.params["L"]
212 self.C = op.params["C"]
213 self.R = op.params["R"]
214 self.oppoint = op
215 self.pwmcore = fpga.PWMModule(fpga.TimerCounter(fclock))
216
217 ilA = self.pwmcore.add-channel("ilA", 5)
218 iiB = self.pwmcore.add-channel("ilB", 6)
219 i2A = self.pwmcore.addchannel("i2A", 3)




222 bbA = self.pwmcore.add-channel("bbA", 1)
223 bbB = self.pwmcore.add-channel("bbB", 2)
224
225 cpA = self.pwmcore.add.channel("cpA", 7)
226 cpB = self.pwmcore.add-channel("cpB", 8)
227 cnA = self.pwmcore.add-channel("cnA", 9)
228 cnB = self.pwmcore.add-channel("cnB", 10)
229
230 self.pwmcore.counter.set-output-freq(op.params["fsw"])
231 bbB.theta = op.params["tb"]
232 bbA.theta = op.params["tb"] + pi
233 cpB.theta = op.params["tu"]
234 cpA.theta = op.params["tu"] + pi
235
236 i2_theta = -(1.0-op.params["ds"])/4 * 2*pi
237 iltheta = -(1.0+op.params["ds"])/4 * 2*pi
238
239 i2B.theta = i2_theta
240 i2A.theta = i2_theta + pi
241 iiB.theta = ii_theta
242 ilA.theta = iltheta + pi
243
244 # Don't generate any dead-time for the waveforms
245
246 # Set all on time values to 0.5
247 for (name, ch) in self.pwmcore.channels.iteritemso:
248 ch.beta = 0.5
249
250 def cshift(1, offset):
251 offset %= len(1)
252 return np.concatenate((l[-offset:], 1[:-offset]))
253
254 def gen-oppoint(linepos=0, vlpk=O, pavg=0, theta=0):
255 '''Returns a skeleton operating point with the input and output
256 power targets, along with the grid voltage'''
257 dic = {}
258 dic["tl"] = linepos
259 dic["vl"] = vlpk*math.sin(linepos)
260 dic["pu"] = pavg*(math.cos(theta) - math.cos(2*linepos+theta) )
261 dic["ps"] = -pavg
262 dic ["pb"] = -dic["pu"]-dic["ps"]
263 return dic
264
265 def simop(op=None, opp=None, linewidth=2):
266 """''a"""
267 if (op!=None):
268 opp = OperatingPoint(valdict=op)
269 opp.generate-model()
270 opp.generate-waveforms(ideal=False)
271 convmodel = opp.model
272 convwaves = opp.waveforms
273
274 longtime = convwaves.waves["Time"]
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275 longtime = np. concatenate ((longtime,longtime+longtime [-11 +longtime [1]))
276
277 vt = convwaves.waves["vt"]
278 longvt = np.concatenate((vt,vt))
279 vs = convwaves.waves["vs"]
280 longvs = np.concatenate((vs,vs))
281 vb = convwaves.waves["vb"]
282 longvb = np.concatenate((vb,vb))
283 vu = convwaves.waves["vu"]
284 longvu = np.concatenate((vu,vu))
285 iss = convwaves.waves["is"]
286 longiss = np.concatenate((iss,iss))
287
288 pylab.plot(longtime, longvs, linewidth=linewidth)
289 pylab.plot(longtime, longvb, linewidth=linewidth)
290 pylab. plot (longtime, longvu, linewidth=linewidth)
291 pylab.plot(longtime, longiss*100, linewidth=linewidth)
292 pylab.grid(True)
293
294 ni = iss.shape[0]
295 ps = sum(vs*(-iss))/ni
296 pb = sum(vb*(-iss))/ni
297 pu = sum(vu*( iss))/ni
298 pt = sum(vt*( iss))/ni
299
300 print "ps: X.4f, pb: X.4f, pu: X.4f, err: X.4f" % (ps, pb, pu, pt)
301 return opp




4 """Describes the primary timer/counter operation for compare channels"""
5 def __init__(self, frequency):
6 self.count-freq = frequency
7 self.out-freq = 0
8 self.terminal-count = 0
9
10 def set-output-freq(self, ofreq):
11 self.out-freq = ofreq
12 self.terminal-count = math.floor(self.count_freq / self.out-freq)
13
14 class PWMChannel:
15 """ Contains parameterized description of a single cosine ref PWM Channel
16
17 N : maximum counter steps (0:255 = 256)
18 theta : phase shift of the waveform cos(wt+theta) [0:2*pi]
19 beta : the on time of the waveform, given zero dead-time [0:1]
20 alphar : dead-time (delay) for the turn-on edge of the waveform [0:1]
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21 alphaf : dead-time (advance) for the turn-off edge of the waveform [0:1]
22
23
24 def __init__(self, channel, counter):
25 self.channel = channel
26 self.counter = counter
27 self.theta = 0
28 self.beta = 0
29 self.alphar = 0
30 self.alphaf = 0
31 self.defstate = 0
32
33 def geton-val(self):
34 self.onval = self.counter.terminal-count *
35 (-self.theta/(2*math.pi) - (self.beta/2 - self.alphar))
36 return round(self.onval % self.counter.terminal-count)
37
38 def getoff-val(self):
39 self.offval = self.counter.terminal-count * \
40 (-self.theta/(2*math.pi) + (self.beta/2 - self.alphaf))






47 """Encapsulates a TimerCounter and multiple associated PWMChannels"""
48 def __init__(self, counter=TimerCounter(0)):
49 self.channels = {}
50 self.counter = counter
51
52 def add-channel(self, key, num):
53 self.chan = PWMChannel(num, self.counter)
54 self.channels[key] = self.chan
55 return self.chan
56
57 def generate-program(self, disablebefore=True, runafter=True):
58 cmds = []
59 if disablebefore:
60 # Disable timer/counter
61 cmds.append("wOOOOOOO")
62
63 # Set the reset value for the counter
64 cmds.append("wOO1X04X" 'X self.counter.terminal-count)
65
66 # Process commands for each channel
67 for (name, ch) in self.channels.iteritems(:
68 # Set the 'off' compare value
69 cmds.append("w%02X1%04X" X ( ch.channel, ch.get-off-val() ))
70 # Set the 'on' compare value
71 cmds.append("w%02X2%04X" X ( ch.channel, ch.get-on-val() ))
72 # Enable the channel
73 if (ch.defstate==1):
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cmds.append("w%02XX04X" % ( ch.channel, 3 ))
else:
cmds.append("wX02X0X.04X" % ( ch.channel, 1 ))
if runafter:




from converteroperation import OperatingPoint
from parameterestimation import estimate-currents
import numpy as np
from math import pi
def rms(data, axis=O):



















# Determine if the switching transitions occur under the proper
# current directions
# -1==nonzvs, 1=zvs
s2_cross = np.sign(-iss)*np.diff( np.sign( np.concatenate(([vs2[-1]],vs2)) ))
s1_cross = np.sign( iss)*np.diff( np.sign( np.concatenate(([vsl[-1]],vs)) ))
u-cross = np.sign( iss)*np.diff( np.sign( np.concatenate(([vu[ -1]],vu )) ))
b_cross = np.sign(-iss)*np.diff( np.sign( np.concatenate(([vb[ -111,vb )) ))




41 s2_cross = s2_cross[s2_cross.nonzero(]
42 s1_cross = sl-cross[s1.cross.nonzeroo]
43 u-cross = ucross[ ucross.nonzeroo]
44 b-cross = bcross[ b-cross.nonzeroo]
45 iicross = ii-cross[ ii-cross.nonzeroo]
46
47 # Valid operation is when there are two zvs transitions
48 valid = 1
49 if len(iicross>0)!=2: valid = 0
50 if sum(s2_cross>0)!=2: valid = 0
51 if sum(s1_cross>0)!=2: valid = 0
52 if sum( bcross>0)!=2: valid = 0
53 if sum( ucross>0)!=2: valid = 0
54
55 # If the transitions are valid, then calculate the total charge transferred
56 # between the current crossing and switching time, the time for the




61 # Positive and negative values of resonant current
62 issn, issp = ( (iss<0)*iss, (iss>0)*iss )
63 dtheta = 2*pi/len(iss)
64 # Zero and Non-zero vectors of the voltages
65 vsiz, vs2z, vuz, vbz = ( (vsl==0), (vs2==0), (vu==0), (vb==0) )
66 vsinz, vs2nz, vunz, vbnz = ( (vsl!=0), (vs2!=0), (vu!=0), (vb!=0) )
67
68 ######
69 # The current at which the ideal switching waveform occurs is recorded
70 # in the case that it is needed moving forward for current-dependent
71 # device turn-on/off times
72 dvsl = np.diff( np.sign( np.concatenate(([vsl[-1]],vsl)) ))
73 dvs2 = np.diff( np.sign( np.concatenate(([vs2[-1]],vs2)) ))
74 dvu = np.diff( np.sign( np.concatenate(([vu[-1]] ,vu )) ))
75 dvb = np.diff( np.sign( np.concatenate(([vb[-1]] ,vb )) ))
76
77 islab = abs(iss[(dvsl>0).nonzero()[0]])[0]
78 is2_ab = abs(iss[(dvs2>0).nonzero()[0]])[0]
79 iuab = abs(iss[(dvu >0).nonzeroo[0]])[0]
80 ibab = abs(iss[(dvb >0).nonzeroo[0]])[0]
81
82 islba = abs(iss[(dvsl<0).nonzero()[0]])[0]
83 is2_ba = abs(iss[(dvs2<0).nonzero()[0]])[0]
84 iu-ba = abs(iss[(dvu <0).nonzeroo[0]])[0]




89 "zvs_iu" :(iu-ab ,iuba ),
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93 # "Time" is expressed as the phase shift from the reference of 0 for the
94 # zero crossing of the current
95 # "Time" (radians) available for commutation, low->high
96 tslab = minmagnitude( -len(np.nonzero(vsiz *issp)[0]), len(np.nonzero(vsinz*issp)
[0]) ) * dtheta
97 ts2_ab = minmagnitude( -len(np.nonzero(vs2z *issn)[0]), len(np.nonzero(vs2nz*issn)
[0]) ) * dtheta
98 tuab = minmagnitude( -len(np.nonzero(vuz *issp)[0]), len(np.nonzero(vunz *issp)[0])
) * dtheta
99 tbab = minmagnitude( -len(np.nonzero(vbz *issn)[0]), len(np.nonzero(vbnz *issn)[0])
) * dtheta
100
101 # "Time" (radians) available for commutation, high->low
102 ts1_ba = minmagnitude( -len(np.nonzero(vslnz*issn) [0]), len(np.nonzero(vsiz *issn)
[01) ) * dtheta
103 ts2_ba = minmagnitude( -len(np.nonzero(vs2nz*issp) [0]), len(np.nonzero(vs2z *issp)
[0]) ) * dtheta
104 tuba = minmagnitude( -len(np.nonzero(vunz *issn)[0]), len(np.nonzero(vuz *issn)[0])
) * dtheta





109 "zvs-tu": (tuab, tuba),
110 "zvs-tb": (tb-ab, tb.ba)})
111
112 ######
113 # The available charge is found by integrating the current over the
114 # time when the switch is off (low-high) or on (high-low). In the case
115 # where the increase in the amount of charge is slowing (current is
116 # decreasing, negative di/dt), a negative value is given to represent
117 # this.
118 dt = 1/float(opp.model.pwmcore.counter.count-freq)
119 # "Charge" transfer for low->high transition
120 qslab = minmagnitude( abs(np.sum(vsiz *issp)), -abs(np.sum(vslnz*issp)) ) * dt
121 qs2_ab = minmagnitude( abs(np.sum(vs2z *issn)), -abs(np.sum(vs2nz*issn)) ) * dt
122 qu-ab = minmagnitude( abs(np.sum(vuz *issp)), -abs(np.sum(vunz *issp)) ) * dt
123 qb-ab = minmagnitude( abs(np.sum(vbz *issn)), -abs(np.sum(vbnz *issn)) ) * dt
124 # "Charge" transfer for high->low transition
125 qslba = minmagnitude( abs(np.sum(vslnz*issn)), -abs(np.sum(vsiz *issn)) ) * dt
126 qs2_ba = minmagnitude( abs(np.sum(vs2nz*issp)), -abs(np.sum(vs2z *issp)) ) * dt
127 qu-ba = minmagnitude( abs(np.sum(vunz *issn)), -abs(np.sum(vuz *issn)) ) * dt
128 qb-ba = minmagnitude( abs(np.sum(vbnz *issp)), -abs(np.sum(vbz *issp)) ) * dt
129




134 "zvs-qu": (qu-ab, qu-ba),





138 # Calculate current rms and interpolated "phase"
139 iipk = np.max(iss)
140 iirms = rms(iss)
141 op.update({"iipk":iipk})
142 op.update({"iirms":iirms})
143 # Get the positive going zero crossing index
144 iizx = np.diff( np.sign(np.concatenate( ([iss[-1]], iss) ) ) )
145 iizx = np.transpose(iizx.nonzero())
146 iizxp = iizx[iss[iizx]>0]
147 # Calculate the coarse offset in the vector
148 tibase = iizxp-1
149 # Interpolate (linear) to get fractional offset increment
150 x1, x2 = 0.0, 1.0
151 yl, y2 = iss[iizxp-1], iss[iizxp]
152 m = (yl-y2)/(xl-x2)
153 b = yl
154 tiinc = -b/m
155 # Combine coarse offset and fractional estimation, and convert
156 # it to radians
157 tibase = tibase + tiinc
158 ti = -float(tibase)/(len(iss)-1) * 2*pi - pi/2
159 if ti<-pi: ti = ti+2*pi









169 def iszvs_estimate(op, thresh=0.31416, modifyop=False):
170 '''Quickly estimates whether an operating condition meets
171 ZVS constraints, using the impedance approximation.'''
172 valid = True
173 pow = estimate-currents(op)
174 ii = np.abs(pow[3])
175 ti = np.angle(pow[3])
176
177 ts2 = -pi/2*(1-op["ds"])
178 tsl = -pi/2*(1+op["ds"])
179 tb = op["tb"]
180 tu = op["tu"]
181
182 if ((ti-ts2) > thresh): valid = False
183 if ((ti-tsl) < -thresh): valid = False
184 if ((ti-tb ) > thresh): valid = False
185 if ((ti-tu ) < -thresh): valid = False
186
187 if modifyop:
188 op['iipk'] = abs(pow[3])
189 op['iirms'] = abs(pow[4])
190
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1 from math import pi
2 import numpy as np




7 def minimize-powererror(opO, printstatus=False, fullreturn=False, maxiter=50, ftol=1e-3,
weights=[1,0,1]):
8 powerfunc = paramest.calculate-currents
9 ps = opO[ps']
10 pu = opO['pu']
11 pb = -opO['ps']-pu
12 powErrFunc = lambda p: weights[0]*abs(p[0]-ps) + \
13 weights[1]*abs(p[1]-pb) + \
14 weights[2]*abs(p[2]-pu)
15 objFunc = lambda o: powErrFunc([ii*v for (ii,v) in zip(powerfunc(o),[opo['vi'],opO['vc
'],opO['vl']])] )
16
17 dxy = opO['fsw']/50e6*2*pi
18
19 ## For the first step chioce, we evaluate the current and all adjacent steps
20 Ax = np.array([[-1, 0, 1],[-1, 0, 1],[-1, 0, 1]]) #np.array([-1,0,1]*3).reshape(3,3)
21 Ay = np.array([[-1, -1, -1],[ 0, 0, 0],[ 1, 1, 1]]) #Ax.transpose()
22 # reshape the array to a list for ease of use
23 Ab = Ax.reshape(1,9)[0]
24 Au = Ay.reshape(1,9)[0]
25
26 # make a copy of the starting point
27 bestop = dict(opO)
28 orig = 4
29
30 if printstatus: print "Rounding angles to nearest multiple of resolution: Xf" X (dxy,)
31 bestop['tb'] = round(bestop['tb']/dxy)*dxy
32 bestop['tu'] = round(bestop['tu'] /dxy)*dxy
33
34 pows = powerfunc(bestop)
35 bestobj = powErrFunc(pows)
36 if printstatus: print "Ideal powers:", [ps,pb,pu]
37 if printstatus: print "Current powers:", pows[0:3]




40 finished = 0
41 iter = 0
42
43 while True:
44 # Create the list of steps to evaluate
45 opup = [dict({'tb' :atb*dxy+bestop['tb'], 'tu' :atu*dxy+bestop['tu']}) for (atb,atu)
in zip(Ab,Au)]
46 # Evaluate each step
47 evalops = [dict(bestop.items()+dop.items() for dop in opup]
48 objvals = [objFunc(o) for o in evalops]
49
50 # Make a copy of the step that gives the lowest objective
51 curridx = np.argmin(objvals,O)
52 currobj = objvals[curridx]
53 currop = evalops[curridx]
54
55 # Test for stopping conditions
56 if currobj >= bestobj: finished = 1 # Finished normally
57 if abs(currobj-bestobj) < ftol: finished = 2 # No more steps below tolerance
58 if iter > maxiter: finished = 3 # Exceeded iterations




62 if printstatus: print "Finished (",finished,")."
63 if fullreturn:
64 # return (op,{'retval':finished,'iter':iter})




69 dab = Ab[curridx]
70 dau = Au[curridx]
71 if printstatus: print "(%d) Improved objective %.4f->%.4f ... [tb: %f (%+.4f),
tu: %f (%+.4f)]" % (iter, bestobj,currobj, bestop['tb'],dab*dxy, bestop['tu
'],dau*dxy)
72 iter = iter + 1
73 # Create new list of steps to evaluate based on the most recent step
74 if dab==0:
75 Au = [dau, dau, dau]
76 Ab = [-1,0,1]
77 elif dau==0:
78 Ab = [dab, dab, dab]
79 Au = [-1,0,1]
80 else:
81 Ab = [ dab, dab, dab, 0 , -dab]
82 Au = [-dau, 0, dau, dau, dau]
83 #Ab = [ dab, dab, 0 ]
84 #Au = [ 0, dau, dau]
85
86 Ab = np.array(Ab)








3 from math import pi
4 from math import sqrt
5 import math
6 import cmath
7 import numpy as np
8 import scipy.optimize as optim
9 import matplotlib.pyplot as plt
10
11 from converteroperation import *
12 from contourintersection import *
13
14 def rms(data, axis=0):




19 ds = vars["ds"]
20 tb = vars["tb"]
21 tu = vars["tu"]
22 vi = vars ["vi"]
23 vc = vars["vc"]
24 vl vars ["vl"]
25 R = vars["R"]
26 L = vars["L"I
27 C = vars["C"]
28
29 w = 2*pi*fsw
30 # Resonant Tank Impedance
31 zt = lj*w*L + 1/(lj*w*C) + R
32 # Generate Voltages
33 db = du = 0.5
34 vs = 4/pi*(vi )*np.sin(pi*ds/2) * np.exp(1j* 0)
35 vb = 4/pi*(vc/2)*np.sin(pi*db ) * np.exp(1j*tb)
36 vu = 4/pi*(vl/2)*np.sin(pi*du ) * np.exp(1j*tu)
37 vt = vs+vb-vu
38 # Generate Current
39 ii = 1/(zt)*vt
40
41 # Define Constraint Equations
42 ias = (1/2.)*( vs*(-ii.conjugate()) ).real/(vi)
43 iab = (1/2.)*( vb*(-ii.conjugateo) ).real/(vc)
44 iau = (1/2.)*( vu*( ii.conjugateo) ).real/(vl)
45
46 # Alternative Formulation, equivalent results
- 137
Simulation Code
47 #z = cmath.polar(zt)[0]
48 #tz = cmath.polar(zt) [1]
49 #vi = 4/pi*vi *np.sin(pi*ds/2)
50 #vc = 4/pi*vc/2*np.sin(pi*db )
51 #vl = 4/pi*vl/2*np.sin(pi*du )
52 #ps = (1/2.)* vi*(np.cos(tz-tu )*vl-np.cos(tz )*vi-np.cos(tz-tb )*vc)/(z)
53 #pu = (1/2.)*-vl*(np.cos(tz )*vl-np.cos(tz+tu)*vi-np.cos(tz+tu-tb)*vc)/(z)
54 #pb = (1/2.)* vc*(np.cos(tz-tu+tb)*vl-np.cos(tz+tb)*vi-np.cos(tz )*vc)/(z)
55
56 return [ias, iab, iau, ii, ii/sqrt(2)]
57
58 def calculate-currents(vars):
59 opp = OperatingPoint(valdict=vars)
60 opp.generate-model()
61 opp.generatewaveforms()
62 convmodel = opp.model
63 convwaves = opp.waveforms
64
65 vt = convwaves.waves["vt"]
66 vvs = convwaves.waves["vs"]/opp.params['vi']
67 vvb = convwaves.waves["vb"]/opp.params['vc']
68 vvu = convwaves.waves["vu"]/opp.params['vl']
69 iss = convwaves.waves["is"]
70
71 ni = iss.shape[O]
72 ias = sum(vvs*(-iss))/ni
73 iab = sum(vvb*(-iss))/ni
74 iau = sum(vvu*( iss))/ni
75 pt = sum(vt*( iss))/ni
76
77
78 ## Get the positive going zero crossing index
79 iizx = np.diff( np.concatenate( ([iss[-1]], iss) ) )
80 iizx = np.transpose(iizx.nonzeroo)
81 if len(iizx)>2:
82 iipk = np.NAN
83 iirms = np.NAN
84 else:
85 iipk = np.max(iss)
86 iirms = rms(iss)
87
88 # else:
89 # ### Calculate current rms and interpolated "phase"
90 # iiv= iss
91 # ii = rms(iiv)
92
93 # iizxp = iizx[iiv[iizx]>0]
94 # # Calculate the coarse offset in the vector
95 # tibase = iizxp-1
96 # # Interpolate (linear) to get fractional offset increment
97 # x1, x2 = 0.0, 1.0
98 # yl, y2 = iiv[iizxp-1], iiv[iizxp]
99 # m = (yl-y2)/(xl-x2)
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100 # b = yl
101 # tiinc = -b/m
102 # # Combine coarse offset and fractional estimation, and convert
103 # # it to radians
104 # tibase = tibase + tiinc
105 # ti = -float(tibase)/(len(iiv)-1) * 2*pi
106
107 #iii = ii*math.sqrt(2)*cmath.exp(lj*ti)
108 return [ias, iab, iau, iipk, iirms]
109
110 def calculatecurrentarray(vars, debugprint=False):
111 # ## "calculated power" equivalent of "estimated power" with matrix angles
112 # ## for
113 tba = vars['tb']
114 tua = vars['tu']
115
116 op = dict(vars)
117 ias = np.zeros(tba.shape)
118 iab = np.zeros(tba.shape)
119 iau = np.zeros(tba.shape)
120 iipk = np.zeros(tba.shape)
121 iirms = np.zeros(tba.shape)
122 if debugprint: print ps.shape
123 for x in xrange(tba.shape[0]):
124 for y in xrange(tba.shape[1]):
125 if debugprint: print "p''
126 op.update({"tb":tba[x,y], "tu":tua[x,y]})
127 ias[x,y], iab[x,yl, iau[x,y], iipk[x,y], iirms[x,y] = calculate_currents(op)
128
129 return [ias, iab, iau, iipk, iirms]
130
131 def remap-domain(values=np.array( []), dom=[0,0], npoints=1):
132 return values*(dom[1] -dom[0])/float(npoints)+dom[0]
133
134 def estimate-anglesjintersection(opvars, N=101, thresh=10, domain=[-pi,pi,-pi,pi], samples
=[], recurse=True, recurse-res=0.01, usewaveforms=False, debugprint=False):
135 ## print "entering estimateangles:", N, thresh, domain, samples, recurse, recurse-res
136
137 if (len(samples)!=2):
138 samples = [N, NI
139
140 Nx = samples[0]
141 Ny = samples[1]
142 domainx = [domain[0],domain[1]]
143 domainy = [domain [2],domain [3]]
144
145 # Setup the domain to brute force
146 domx = np.linspace(domainx[O], domainx[1],Nx)
147 domy = np.linspace(domainy[0], domainy[1],Ny)
148 t0a = np.outer(np.ones(domy.shape), domx) #x
149 tia = np.outer(domy, np.ones(domx.shape)) #y
150
151 # Duplicate the operating params to assign the search domain
139
Simulation Code
152 # Estimate the resulting power; returns matrices with full result
153 op = opvars
154 op.update({"tu":tia, "tb":t0a})
155
156 if debugprint: print "Mapping domain"
157 if use-waveforms:
158 if debugprint: print "Using PWL waveforms"
159 ias, iab, iau, iipk, iirms = calculate-current-array(op)
160 else:
161 if debugprint: print "Using sinusoidal approximation"
162 ias, iab, iau, iipk, iirms = estimate-currents(op)
163
164 # Find the intersection estimates: returns a list of bounds for each
165 if debugprint: print "Estimating Contour Intersection"
166 xyclusters = estimate-contour-intersection(iab*op['vc'], op["pb"], iau*op['vl'], op["pu
"], thresh=thresh)
167
168 # Now step through each of the clusters and see if the resolution
169 # requirement has been met, or if we're recursing without progress
170 # * this could be put into the above nested loop, but brought out for clarity
171 if debugprint: print "Processing %d clusters" % len(xyclusters)
172 isectsdom = ]
173 for cl in xyclusters:
174 # Calculate the uncertainty in the original domain
175 pminx, pmaxx = remap-domain(np.array((c[0]-1,cl[1]+1)),domainx, Nx)
176 pminy, pmaxy = remap.domain(np.array((cl[21-1,cl[3]+1)),domainy, Ny)
177 reserrx = abs(pminx-pmaxx)
178 reserry = abs(pminy-pmaxy)
179 reserr = max(reserrx, reserry)
180
181 # Set a new domain that bounds the cluster, and check it against
182 # the previous domain to ensure that we're making progress
183 newdomain = [pminx, pmaxx, pminy, pmaxy]
184 domdelta = abs(np.array(domain)-np.array(newdomain))
185 domdelta = max(domdelta)
186
187 # If either of the errors is greater than the requested resolution,
188 # and recursion is requested, shrink the search domain around this
189 # new domain and try again
190 #print "Reserr:",reserr, "Domdelta:", domdelta, "Recurse:", recurse
191 if (reserr>recurse-res) and (domdelta>recurse-res) and (recurse==True):
192 if debugprint: print "Recursing (resx=%.2e, resy=%.2e, delta=%.2e)" % (reserrx,
reserry, domdelta)




196 for i in isects:
197 isectsdom.append(list(i))
198 else:
199 # Accept the uncertainty of of this intersection, and take the
200 # point at the center of the intersection bounds




203 if debugprint: print "Found solution:", isectdom
204 #print "Found Solution:", isectdom
205 # With all clusters investigated and intersects collected, convert to an
206 # array and return. If the result list was empty, return a zero length
207 # 2d array
208 isectsdom = np.array(isectsdom)
209 if min(isectsdom.shape)==0: isectsdom = np.zeros((0,2))
210 return isectsdom
211
212 def estimate-anglesintersection-wrap(x, debugprint, usewaveforms):
213 #print "**Estimating Angle"




218 def get-angles(op, usewaves=False, debugprint=False, printstatus=True):
219 finalops = []
220
221 #if statusprint: print ".", #dict(op).setdefault('serial',0),
222 if printstatus: print "\n** initial op\n", op
223 #Estimate the angles through intersection method
224 # Returns a list of arrays
225 #-------------------------------- print "Initial intersection estimation..."
226 isolns = estimateangles-intersection-wrap(dict(op), debugprint=debugprint,
usewaveforms=usewaves)
227 if printstatus: print "** initial solns: ", [np.array(x) for x in isolns]
228
229 #----------------------------- print "Creating full operating point list..."
230 # Put the all estimated solutions into complete operating points
231 allops = []
232 for sol in isolns:
233 newop = dict(op)







3 from math import pi
4 import hepvmi.idealzvs as zvs
5 import hepvmi.compensation as comp







11 saveAsPickle = True
12 saveAsOps = False
13
14 fb-mosfet = mosdev.BSC042NE7NS3
15 bb.mosfet = mosdev.STx13NM60
16 cc-mosfet = mosdev.STx13NM60
17
18 delays = {}
19 delays["com"] = 40e-9
20 delays["s"I] = 80e-9
21 delays["s2"] = 80e-9
22 delays["u"] = 180e-9




27 # old function, but semi-valid, used as comparison agains isgoodzvs for sanity
28 sic, s2c = 2e-9/36, 2e-9/36
29 siqv-func = lambda v: sic*v
30 s2qv-func = lambda v: s2c*v
31 uqv.func = lambda v: (v<50) and (3.043e-9*v**0.585) or ( (1.026e-9*(v-50)**1.375)/v +
1.5e-6/50 )
32 bqv-func = lambda v: uqv-func(v)
33
34 qsl = slqv-func(op["vi"]/op['N'])
35 qs2 = s2qv-func(op[vi"]/op['N'])
36 qu = uqv-func(op["vl"])
37 qb = bqv-func(op["vc"])
38
39 goodzvs = True
40 goodzvs = goodzvs and ( qs1 < abs(min(op["zvs-qsl"])) )
41 goodzvs = goodzvs and ( qs2 < abs(min(op["zvs.qs2"])) )
42 goodzvs = goodzvs and ( qu < abs(min(op["zvs-qu" ])) )





48 qsl = 2*mosdev.get -output -charge( device=fb-mosfet, voltage=op["vi"]/op['N'] ) / op["N"]
49 qs2 = 2*mosdev.get-output-charge( device=fb-mosfet, voltage=op["vi"]/op['N'] ) / op["N"]
50 qu = 2*mosdev.get-output-charge( device=cc-mosfet, voltage=op["vl"] )
51 qb = 2*mosdev.get-output-charge( device=bb-mosfet, voltage=op["vc"] )
52
53 goodzvs = True
54 goodzvs = goodzvs and ( qsl < abs(min(op["zvs-qs1"])) )
55 goodzvs = goodzvs and ( qs2 < abs(min(op["zvs-qs2"])) )
56 goodzvs = goodzvs and ( qu < abs(min(op["zvs-qu" ])) )







B. 1 Converter Simulation
63
64
65 # Load the data
66 #zvsops = pickle.load(file('zvsops.pickle'))
67 if len(sys.argv) == 2:




72 # define the voltage-charge functions
73 qfuncs = {}
74 qfuncs["slqoss-func"] = lambda v: 2*mosdev.calculate-qoss( device=mosdev.BSC042NE7NS3,
voltage=v)
75 qfuncs["s2qoss-func"] = lambda v: 2*mosdev.calculate.qoss( device=mosdev.BSC042NE7NS3,
voltage=v)
76 qfuncs[ "uqoss-func"] = lambda v: 1.75*mosdev.get-output -charge( device=mosdev.STx13NM60,
voltage=v)
77 qfuncs[ "bqoss-func"] = lambda v: 1.75*mosdev.get-output-charge( device=mosdev.STx13NM60,
voltage=v)
78
79 #zvsops = pickle.load(file('200w32v15d0.pickle'))
80 zvsops = pickle.load(file(filename))
81 #zvsops = [zvs.calculate-zvsmargins(o) for o in zvsops if ol
82 zvsops = [comp.calculate-deadtime(o, mindt=30e-9, **qfuncs) for o in zvsops if o]
83 zvsops = [comp.calculate_lag(o,delays=delays) for o in zvsops if o]
84
85
86 badzvs = [x for x in zvsops if not isgoodzvs(x)]
87 goodzvs = [x for x in zvsops if isgoodzvs(x)]
88
89 # not necessary, but useful for comparison with bad/good zvs
90 badzvs2 = [x for x in zvsops if not isgoodzvs2(x)]
91 goodzvs2 = [x for x in zvsops if isgoodzvs2(x)]
92
93
94 #sort the good ops by the quality factor, and select the top few
95 goodzvs.sort(key=lambda x: x['Q'], reverse=False)
96 bestQops = []#goodzvs[:20]
97 goodzvs. sort(key=lambda x: x['iirms'], reverse=False)
98 bestIops = goodzvs[:501
99
100 #write out the top oppoints to separate files, ready to be used
101 fname = os.path.split(filename)[1]
102 if saveAsPickle:
103 pickle.dump(bestQops+bestIops,open(fname[:l1]+" _x. pickle" , "w" ))
104
105 if saveAsOps:





def genlistpermutations(varlist, sweepvarlist, n):
Takes two lists of tuples (from a dicto.items() for example),
and then creates a generator that iterates over all possible
combinations of the sweepvarlist entries.
Example:
Args: varlist=[('a',1)],
sweepvarlist=[ ('b',xrange(2)), ('c', xrange(2))]
Generator result: [[('a', 1), ('b', 0), ('c', 0)],
[('a', 1), ('b', 0), ('c', 1)],
[('a', 1), ('b', 1), ('c', 0)],
[('a', 1), ('b', 1), ('c', 1)]]
# Check end-of-recursion for when we're done augmenting the list
try:









# For each value for the var, augment the list, and dive down
# recursively
for val in sweepvals:
newvarlist = varlist + [(sweepvar,val)] + [('serial',n)]
























STx13NM60['c-oss'] = [5500, 3800, 1500, 950, 400, 61, 55, 49, 44, 38, 33, 32, 31, 30 1
STx13NM60['v-oss'] = [0, 1, 10, 20, 30, 40, 60, 80, 100, 200,300, 400, 500, 600]
IPP6OR250CP = {}
IPP6OR250CP [' _name'] = "IPP6OR250CP"
IPP6OR250CP['_desc'] = ""
IPP6OR250CP['c-oss'] = [8000, 2500, 1500, 1000, 120, 75, 58, 50, 45, 42, 40, 39 1




BSC042NE7NS3['coss'] = [3500, 2000, 1700, 1400, 950, 700, 550, 500]




PSMN8R5['c-oss'] = [2000, 1100, 580, 430, 350, 310, 280, 2601




PSMN5R5['c-oss'] = [2900, 1900, 830, 650, 510, 440, 410, 400]
PSMN5R5['v-oss'] = [0, 1, 5, 10, 20, 30, 40, 50 ]
# ------------------------------------------------------------------------------
def calculate.qoss(device=None, C=None, V=None, voltage=O):
return get-outputcharge(device=device, C=C, V=V, voltage=voltage)
def get-output-charge (device=None, C=None, V=None, voltage=O):







43 # Check to see if cap and volt vectors were passed
44 if (C==None) or (V==None):
45 return -1
46 # Check if
47 if (voltage>V[-1]): return -1
48
49
50 ## Integrate the complete segments first
51 i = 0
52 Q = 0
53 while (voltage>V[i+1]):
54 # Trapezoidal Integration for single step
55 Qtmpl = (V[i+1]-V[i])*min(C[i+1],C[i]) # rectangular base
56 Qtmp2 = 0.5*(V[i+1]-V[i])*abs(C[i+1]-C[i]) # triangle top
57 Q = Q+Qtmp1+Qtmp2
58 i = i+1
59
60 ## integrate remaining fractional portion
61 # perform interpolation
62 m = (C[i+1]-C[i]) / float(V[i+1]-V[i])
63 b = C[i]
64 Vend = voltage
65 Cend = m*(voltage-V[i])+b
66
67 Qtmpl = (Vend-V[i])*min(Cend,C[i]) # rectangular base
68 Qtmp2 = 0.5*(Vend-V[i])*abs(Cend-C[i]) # triangle top








5 import numpy as np
6 import hepvmi.parameterestimation as paramest
7 import hepvmi.converteroperation as conv
8 import hepvmi.idealzvs as zvs
9 import hepvmi.optimize as optim
10 from gen-sweeplist import *
11 from math import pi
12
13 #from hepvmi.converteroperation import OperatingPoint







rval = paramest.get-angles(x, usewaves=False, debugprint=False, printstatus=False)
return rval
except:









# ------- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
def usageo:
sys.stderr.write("\n")
sys. stderr. write ("Usage: <thisscript.py> [file] \n")
sys.stderr.write("\n")
sys.stderr.write("[file] defines the variables for the sweep, using python syntax.\n")
sys.stderr.write("An example [file] contents would be:\n")
sys . stderr .write ("\n")
sys . stderr .write ("
sys . stderr.write("
sys . stderr .write ("
sys . stderr .write ("
sys . stderr .write ("
sys . stderr .write ("
sys . stderr .write ("
sys . stderr .write ("
sys .stderr .write ("
sys .stderr . write("
sys . stderr .write ("
sys . stderr .write("
sys . stderr .write ("
sys . stderr .write ("
sys.stderr.write("
sys.exit(2)










'fsw' : np.arange(100e3, 500e3, 5e3),\n")















71 CONVERGEUSINGPWL = False




76 if len(sys.argv) != 2:
77 usage()
78 else:
79 outputfilename = None
80 op = None
81 # the execfile loads the variables from the file
82 execfile(sys.argv[1])
83 if (not outputfilename) or (not op):
84 usage()
85
86 # outputfilename = "200w32v45d0.pickle"
87 # op = \
88 # {'C': 23.93e-09,
89 # 'L': 169.2e-6,
90 # 'R': 1.5,
91 # 'N': 6.0,
92 # 'ds': 0.8,
93 # 'vc': 170.0,
94 # 'vi': np.array([32])*6.05,
95 # 'fsw': np.arange(100e3, 500e3, 5e3),
96 # 'ds': np.arange(0.6, 1.0, .05),
97 # 'tl': np.array([451)*pi/180,#np.arange(le-12,91,10)*pi/180,
98 # 'pavg': np.array([200])
99 # }
100
101 numops = 1
102 for v in op.valueso:
103 try:
104 numops = numops * len(v)
105 except TypeError, te:
106 pass






113 from multiprocessing import Pool, cpu-count
114 cpus = cpu-count()
115 p = Pool(processes=cpus)
116 if printstatus: print "Using SMP with Yd CPUs" X cpus
117 mymap = lambda x,y: p.map(x,y,chunksize=numops/128+1)
118 else:
119 mymap = map
120 #------------------------------------------------------------------------------




B. 1 Converter Simulation
124 if printstatus: print "Constructing operating points .
125 timestart = time.time()
126 allops = opp-expander(op)
127 allops = [ dict( o.itemso+conv.gen-oppoint(linepos=o["tl"],theta=o.get('theta',0.0),
vlpk=340, pavg=o["pavg"]).items() )
128 for o in allops ]
129 if printstatus: print "Time elapsed:", (time.time(-timestart)
130 if printstatus: print " ** Initial points: ", len(allops)
131
132 #--------------------------------------------------------------------------------
133 if printstatus: print "Calculating Results
134 timestart = time.time()
135 if len(allops)>0:
136 allops = mymap(get-angles-wrap,allops)
137 else:
138 allops = []
139 if printstatus: print "Time elapsed:", (time.time(O-timestart)
140
141 #--------------------------------------------------------------------------------
142 # Flatten the list of lists that are generated, ignoring the empty ones;
143 flatten= lambda it: [yforx in it fory inx if x]
144 #if printstatus: print "Flattening Results ... ",
145 #timestart = time.time()
146 allops = flatten(allops)
147 if printstatus: print " ** Initial solutions:", len(allops)
148 #if printstatus: print "Time elapsed:", (time.time(O-timestart)




153 timestart = time.time()
154 if printstatus: print "Reducing solution set with ZVS approximation .. "
155 if len(allops)>0:
156 zvsstatus = mymap(zvs.iszvs-estimate,allops)
157 zvsops = [op for (op, iszvs) in zip(allops,zvsstatus) if iszvs]
158 else:
159 zvsops = []
160
161 if printstatus: print "Time elapsed:", (time.time(-timestart)




166 timestart = time.time()
167 if printstatus: print "Reducing solution set by limiting loaded Q.
168 maxQ = MAXIMUMQ
169 if len(zvsops)>0:
170 filtops = []
171 for op in zvsops:
172 vals = paramest.estimate-currents(op)
173 iipk = abs(vals[31)






178 zvsops = filtops
179 else:
180 zvsops = []
181
182 if printstatus: print "Time elapsed:", (time.timeo-timestart)




187 if printstatus: print "Converging Angles to PWL Solutions ... ",
188 timestart = time.time()
189 if len(zvsops)>0:
190 zvsopsfull = mymap(fmin-wrap,zvsops)
191 for (op,rank,code,iter) in zvsopsfull:
192 op.update({'optim-eval':rank, 'optim.cond':code, 'optim-iters':iter})
193 zvsops = zip(*zvsopsfull)[0]
194 else:
195 zvsops = []
196




201 if printstatus: print "Calculating ZVS Margins
202 timestart = time.time()
203 if len(zvsops)>0:
204 zvsops = mymap(zvs.calculate-zvsmargins, zvsops)
205 else:
206 zvsops = []
207 zvsops = [o for o in zvsops if o]
208 #for i in range(zvsops.count(None)):
209 # zvsops.remove(None)
210
211 if printstatus: print "Time elapsed:", (time.timeo-timestart)




216 timestart = time.time()
217 if printstatus: print "Saving Results to: ", outputfilename
218 if SAVEWITHPICKLE:
219 if printstatus: print "Using Pickle..."
220 pickle.dump(zvsops,open( outputfilename, "w" ))
221 else:
222 f = open(outputfilename,"w")
223 for o in zvsops: f.write(o.__repr__()+'\n')
224 f.close()
225 if printstatus: print "Time elapsed:", (time.time()-timestart)
226
227 #------------------------------------------------------------------------------






Digital Control Hardware Code
C.1 FPGA PWM Implementation
C.1.1 clocking.v
1 //////////////////////i/////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.
3 ////////////////////////////////////////////////////////////////////////////////
4 /--------
5 // / /\/ /
6 // /___/ \ / Vendor: Xilinx
7 // \ \ \/ Version : 11.1
8 // \ \ Application : xaw2verilog
9 // / / Filename : clocking.v
10 // / / /\ Timestamp : 08/31/2010 11:29:58
11 // \ \ / \
12 // \_\/\___
13 //
14 //Command: xaw2verilog -intstyle Z: /fpga-20100830/hepvmi-pwm-controller/ipcore dir/clocking
.xaw -st clocking.v
15 //Design Name: clocking
16 //Device: xc3s700a-4fg484
17 //
18 // Module clocking
19 // Generated by Xilinx Architecture Wizard
20 // Written for synthesis tool: XST
























43 assign GNDBIT = 0;
44 assign CLKINIBUFGOUT = CLKINIBUFG;
45 assign CLK2XOUT = CLKFBIN;
46 IBUFG CLKINIBUFGINST (.I(CLKININ),
47 .0(CLKINIBUFG));
48 BUFG CLKOBUFGINST (.I(CLKOBUF),
49 .0(CLKOOUT));
50 BUFG CLK2XBUFGINST (.I(CLK2XBUF),
51 .O(CLKFBIN));





















71 defparam DCMSPINST.CLKFEEDBACK = "2X";
72 defparam DCMSPINST.CLKDVDIVIDE = 2.0;
73 defparam DCMSPINST.CLKFXDIVIDE = 1;
74 defparam DCMSPINST.CLKFXMULTIPLY = 4;
75 defparam DCMSPINST.CLKINDIVIDEBY_2 = "FALSE";
76 defparam DCMSPINST.CLKINPERIOD = 20.000;
77 defparam DCMSPINST.CLKOUTPHASESHIFT = "NONE";
78 defparam DCMSPINST.DESKEWADJUST = "SYSTEMSYNCHRONOUS";
79 defparam DCMSPINST.DFSFREQUENCYMODE = "LOW";
80 defparam DCMSPINST.DLLFREQUENCYMODE = "LOW";
81 defparam DCMSPINST.DUTYCYCLECORRECTION = "TRUE";
82 defparam DCMSPINST.FACTORYJF = 16'hCO80;
83 defparam DCMSPINST.PHASESHIFT = 0;
84 defparam DCMSPINST.STARTUPWAIT = "FALSE";
85 endmodule
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// Create Date: 15:42:18 08/04/2009
// Design Name:














output reg [7:0] ascii




module counter-ce-sc(CLK, CLR, CE, Q);
parameter WIDTH = 16;









Q <= Q + 1'b1;
end
endmodule
Digital Control Hardware Code
case (bin)
4'hO: ascii = 8'h30;
4'hl: ascii = 8'h31;
4'h2: ascii = 8'h32;
4'h3: ascii = 8'h33;
4'h4: ascii = 8'h34;
4'h5: ascii = 8'h35;
4'h6: ascii = 8'h36;
4'h7: ascii = 8'h37;
4'h8: ascii = 8'h38;
4'h9: ascii = 8'h39;
4'hA: ascii = 8'h41;
4'hB: ascii = 8'h42;
4'hC: ascii = 8'h43;
4'hD: ascii = 8'h44;
4'hE: ascii = 8'h45;
4'hF: ascii = 8'h46;







output reg [3:0] bin
// "?"
// Continuous decoding of ascii hex chars into binary values
always @(ascii)
case (ascii)
8'h30: bin = 4'hO;
8'h31: bin = 4'hl;
8'h32: bin = 4'h2;
8'h33: bin = 4'h3;
8'h34: bin = 4'h4;
8'h35: bin = 4'h5;
8'h36: bin = 4'h6;
8'h37: bin = 4'h7;
8'h38: bin = 4'h8;
8'h39: bin = 4'h9;
8'h41: bin = 4'hA;
8'h42: bin = 4'hB;
8'h43: bin = 4'hC;
8'h44: bin = 4'hD;
8'h45: bin = 4'hE;
8'h46: bin = 4'hF;
default: bin = 4'hO;
endcase
// Continuous decoding of ascii hex chars into binary values
- 156 -
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81 always 0(ascii)
82 case (ascii)
83 8'h30: ishexchar = 1'b1;
84 8'h31: ishexchar = 1'bl;
85 8'h32: ishexchar = 1'bi;
86 8'h33: ishexchar = 1'bi;
87 8'h34: ishexchar = 1'bi;
88 8'h35: ishexchar = 1'bl;
89 8'h36: ishexchar = 1'bi;
90 8'h37: ishexchar = 1'b1;
91 8'h38: ishexchar = 1'bi;
92 8'h39: ishexchar = 1'bl;
93 8'h41: ishexchar = 1'bi;
94 8'h42: ishexchar = 1'b1;
95 8'h43: ishexchar = 1'bl;
96 8'h44: ishexchar = 1'bl;
97 8'h45: ishexchar = 1'bi;
98 8'h46: ishexchar = 1'b1;









5 // Create Date: 10:31:18 07/30/2009
6 // Design Name:
7 // Module Name: input-protocoldecode
8 // Project Name:
9 // Target Devices:






16 // Revision 0.01 - File Created







24 input [7:0] DIN,
25 output reg CMDOUT, // low for read cmd, high for write
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8'h72: {iscmdchar,decodedcmdchar} = {1'bl,CMDRD};
8'h77: {iscmdchar,decodedcmdchar} = {1'bi,CMDWR};
default: {iscmdchar,decodedcmdchar} = {1'b0,1'b0};
endcase
end









// -> occurr only on DINTICK events (which are sync with CLK)
always @(posedge CLK or posedge CLR)
begin





IDLE: if(iscmdchar) state <= CMD;
else state <= IDLE;
158 -
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79 CMD: if(ishexchar) state <= ADDR1;
80 else state <= IDLE;
81 ADDR1: if(ishexchar) state <= ADDR2;
82 else state <= IDLE;
83 ADDR2: if(ishexchar) state <= ADDR3;
84 else state <= IDLE;
85 ADDR3: if(ishexchar) state <= DATA1;
86 else state <= IDLE;
87 DATA1: if(ishexchar) state <= DATA2;
88 else state <= IDLE;
89 DATA2: if(ishexchar) state <= DATA3;
90 else state <= IDLE;
91 DATA3: if(ishexchar) state <= DATA4;
92 else state <= IDLE;
93 DATA4: state <= IDLE;
94




99 ADDR3: if(CMDOUT==CMDRD) state <= IDLE;
100 DATA4: state <= IDLE;





106 // State Outputs
107 always 0(posedge CLK)
108 begin
109 case(state)
110 CMD: AOUT[11:8] <= decodedhexchar;
111 ADDR1: AOUT[7:4] <= decodedhexchar;
112 ADDR2:
113 begin




118 DOUT[15:12] <= decodedhexchar;
119 DECODED <= (CMDOUT==CMDRD) ? 1'bi : 1b;
120 end
121 DATA1: DOUT[11:8] <= decodedhexchar;
122 DATA2: DOUT[7:4] <= decodedhexchar;
123 DATA3: DOUT[3:0] <= decodedhexchar;
124 DATA4: DECODED <= 1'b1;
125 default: // includes IDLE
126 begin
127 CMDOUT <= decodedcmdchar;
128 AOUT <= AOUT;
129 DOUT <= DOUT;
130 DECODED <= 1'b0;
131 end
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135 /* // State Outputs
136 always @(posedge CLK)
137 if (state==CMD) CMDOUT <= decodedcmdchar;
138
139 always 0(state or decodedhexchar)
140 if (state==ADDR1) AOUT[11:8] = decodedhexchar;
141 else AOUT[11:8] = AOUT[11:8];
142
143 always @(state or decodedhexchar)
144 if (state==ADDR2) AOUT[7:4] = decodedhexchar;
145 else AOUT[7:4] = AOUT[7:4];
146
147 always @(state or decodedhexchar)
148 if (state==ADDR3) AOUT[3:0] = decodedhexchar;
149 else AOUT[3:0] = AOUT[3:0];
150
151 always 0(state)
152 if (state==RWAIT I state==DATA4) DECODED = 1'bl;
153 //else DECODED = 1'bO;
154
155 always @(state or decodedhexchar)
156 if (state==DATAl) DOUT[15:12] = decodedhexchar;
157 else DOUT[15:12] = DOUT[15:12];
158
159 always 0(state or decodedhexchar)
160 if (state==DATA2) DOUT[11:8] = decodedhexchar;
161 else DOUT[11:8] = DOUT[11:8];
162
163 always Q(state or decodedhexchar)
164 if (state==DATA3) DOUT[7:4] = decodedhexchar;
165 else DOUT[7:4] = DOUT[7:4];
166
167 always Q(state or decodedhexchar)
168 if (state==DATA4) DOUT[3:0] = decodedhexchar;








5 // Create Date: 13:30:39 08/01/2009
6 // Design Name:
7 // Module Name: pwm-config-interface
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8 // Project Name:
9 // Target Devices:






16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
20 module pwm-root-controller #(
21 parameter PWMCHANNELS = 25,
22 parameter CHANREGISTERS = 3,
23 parameter PWMCHANABITS = 5, // Num of bits to address PWMCHANNELS+1
24 parameter CHANREGABITS = 2, // Num of bits to address channel regs, 4 max
25
26 parameter REGSTATUS = 3'hO,
27 parameter REGCMPOFF = 3'h1,
28 parameter REGCMPON = 3'h2,
29 parameter BITEN = 4'hO,
30 parameter BIT_RST = 4'hF,





36 input [11:01 AIN, //11:4 are PWM channel, 3:0 are internal PWM register




41 output [15:01 DOUT,




46 // Address breakdowns for pwm channel and internal mem
47 wire [PWMCHANABITS-1:0] a-chan;
48 wire [CHANREGABITS-1:0] areg;
49 assign a-chan = AIN[4+PWMCHANABITS-1:4]; // AIN[15:4] is for PWM channel
50 assign a-reg = AIN[0+CHANREG_ABITS-1:0]; // AIN[3:0] is for channel registers
51
52 /////////
53 // Start RAM definition; address registers to ensure a sync-read ram
54 reg [15:01 ram[PWMCHANNELS:0][CHANREGISTERS-1:0];
55 reg [PWMCHAN_A_BITS-1:0] read.a-chan;
56 reg [CHANREGABITS-1:0] read-a-reg;
57
58 wire we;
59 assign we = CMD & EXECUTE;
60
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61 // RAM access
62 always @(posedge CLK)
63 begin
64 if (we) ram[a-chan][areg] <= DIN;
65 read-a-chan <= achan;
66 read.a-reg <= a-reg;
67 end
68 assign DOUT = ram[read-a-chan][read-a-reg];
69 // End RAM definition
70 //////////////////
71
72 parameter REGCNTMAX = 8'h1;
73 parameter REGCLKDIV = 8'h2;
74 parameter CHANROOT = 8'hO;
75 wire [15:0] PWMCNTQ;
76 wire PWMCNTTC;
77 //wire PWMCNTEN;
78 wire [15:0] CLKDIVQ;
79 wire [15:0] CLKDIVBIT;
80 assign CLKDIVBIT = ram[CHANROOT][REGCLKDIV];
81 assign CLKDIVRST = ram[CHANROOT][REGCLKDIV][BITRST];
82 assign PWMCNTTC = (PWMCNTQ==ram[CHANROOT][REGCNTMAX]);
83 assign PWMCNTEN = EN & ram[CHANROOT][REGSTATUS][BITEN];
84 assign PWMCNTRST = CLKDIVRST I ram[CHANROOT][REGSTATUS][BIT-RST];
85









95 assign PWMCNTCE = CLKDIVBIT[0] ? CLKDIVQ[CLKDIVBIT[7:4]] :'bl;
96
97 // Shared counter for PWM channels








106 // Output assignments and dynamic PWM module instantiation
107 assign PWMOUT[0] = PWMCNT_TC;
108 generate
109 genvar i;
110 for (i=1; i <= PWMCHANNELS; i=i+1) begin : PWMCHANS















124 // wire[1:0] pwmout;
125
126 // genvar i;
127 // generate
128 // for (i=0; i < PWMCHANNELS; i=i+1) begin PWMCHAN






134 // genvar i;
135 // for (i = 0; i < 4; i=i+1) begin namedblock




1 I/ RS-232 RX module
2 // (c) fpga4fun.com KNJN LLC - 2003, 2004, 2005, 2006
3
4 module serial-async-receiver(clk, RxD, RxD-data-ready, RxD-data, RxD-endofpacket, RxD-idle)
5 input clk, RxD;
6 output RxD-data-ready; // onc clock pulse when RxD-data is valid
7 output [7:0] RxD-data;
8
9 //parameter ClkFrequency = 25000000; // 25MHz
10 //parameter Baud = 115200;
11 parameter ClkFrequency = 100000000; // 50MHz
12 parameter Baud = 115200;
13
14 // We also detect if a gap occurs in the received stream of characters
15 // That can be useful if multiple characters are sent in burst
16 // so that multiple characters can be treated as a "packet"
17 output RxD-endofpacket; // one clock pulse, when no more data is received (RxD-idle is
going high)
18 output RxD-idle; // no data is being received
19
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20 // Baud generator (we use 8 times oversampling)
21 parameter Baud8 = Baud*8;
22 parameter Baud8GeneratorAccWidth = 16;
23 wire [Baud8GeneratorAccWidth:0] Baud8GeneratorInc = ((Baud8<<(Baud8GeneratorAccWidth-7))+(
ClkFrequency>>8))/(ClkFrequency>>7);
24 reg [Baud8GeneratorAccWidth:0] Baud8GeneratorAcc;
25 initial Baud8GeneratorAcc = 0;
26 always 0(posedge clk) Baud8GeneratorAcc <= Baud8GeneratorAcc[Baud8GeneratorAccWidth-1:0] +
Baud8GeneratorInc;
27 wire Baud8Tick = Baud8GeneratorAcc[Baud8GeneratorAccWidth];
28
29 ////////////////////////////
30 reg [1:0] RxD-sync-inv;
31 initial RxD-sync-inv = 0;
32 always @(posedge clk) if(Baud8Tick) RxD-sync-inv <= {RxD-sync-inv[0], ~RxD};
33 // we invert RxD, so that the idle becomes "0", to prevent a phantom character to be
received at startup
34
35 reg [1:0] RxD_cntinv;
36 reg RxD-bitinv;
37 initial RxD-bit-inv = 0;
38 initial RxD-cnt-inv = 0;
39
40 always @(posedge clk)
41 if(Baud8Tick)
42 begin
43 if( RxD-sync-inv[1] && RxD-cnt-inv!=2'bll)
44 RxDcnt-inv <= RxD-cnt-inv + 2'hl;
45 else
46 if(~RxD-sync-inv[1] && RxD-cnt-inv!=2'bOO)
47 RxD-cnt-inv <= RxD-cnt-inv - 2'hl;
48
49 if(RxD-cnt-inv==2'bOO)
50 RxD-bit-inv <= 1bO;
51 else
52 if(RxD-cnt-inv==2'b1l)
53 RxDbit-inv <= 'bi;
54 end
55
56 reg [3:0] state;
57 reg [3:0] bit-spacing;
58 initial state = 0;
59 initial bit-spacing = 0;
60
61 "nextbit" controls when the data sampling occurs
62 // depending on how noisy the RxD is, different values might work better
63 // with a clean connection, values from 8 to 11 work
64 wire nextbit = (bit-spacing==4'd1O);
65
66 always @(posedge clk)
67 if(state==0)




























































initial RxD-data = 8'hFF;
always 0(posedge clk)




RxD-data-ready <= (Baud8Tick && next-bit && state==4'b0001 && ~RxD-bit-inv); // ready
only if the stop bit is received
RxD-data-error <= (Baud8Tick && next-bit && state==4'b0001 && RxD-bit-inv); // error if
the stop bit is not received
end
reg [4:0] gap-count;
initial gap-count = 0;
always @(posedge clk) if (state!=0) gap-count<=5'hOO; else if(Baud8Tick & ~gap-count[41)
gap-count <= gap-count + 5'h01;
assign RxD-idle = gap-count[4];
reg RxD-endof packet; always @(posedge clk) RxD-endofpacket <= Baud8Tick & (gap-count==5'hOF
endmodule
C.1.7 serial-async-transmitter.v
1 I/ RS-232 TX module
2 // (c) fpga4fun.com KNJN LLC - 2003, 2004, 2005, 2006
3
4 //'define DEBUG // in DEBUG mode, we output one bit per clock cycle (useful for faster
simulations)
- 165
C.1 FPGA PWM Implementation
3'bOOO};
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5
6 module serial-async-transmitter(clk, TxD-start, TxD-data, TxD, TxDbusy);
7 input clk, TxD-start;
8 input [7:01 TxD.data;
9 output TxD, TxD-busy;
10
11 parameter ClkFrequency = 100000000; // 50MHz
12 parameter Baud = 115200;
13 parameter RegisterInputData = 1; // in RegisterInputData mode, the input doesn't have to
stay valid while the character is been transmitted
14
15 // Baud generator
16 parameter BaudGeneratorAccWidth = 16;
17 reg [BaudGeneratorAccWidth:0] BaudGeneratorAcc;
18 initial BaudGeneratorAcc = 0;
19 'ifdef DEBUG
20 wire [BaudGeneratorAccWidth:0] BaudGeneratorInc = 17'hlOOOO;
21 'else




25 wire BaudTick = BaudGeneratorAcc[BaudGeneratorAccWidth];
26 wire TxD-busy;
27 always 0(posedge clk) if(TxD-busy)
28 BaudGeneratorAcc <= BaudGeneratorAcc[BaudGeneratorAccWidth-1:0] + BaudGeneratorInc;
29
30 // Transmitter state machine
31 reg [3:01 state;
32 initial state = 0;
33 wire TxD.ready = (state==0);
34 assign TxD-busy = TxD-ready;
35
36 reg [7:0] TxD-dataReg;
37 always 0(posedge clk)
38 if(TxD-ready & TxD-start) TxD-dataReg <= TxD-data;
39
40 wire [7:0] TxD-dataD = RegisterInputData ? TxD-dataReg : TxD-data;
41
42 always 0(posedge clk)
43 case(state)
44 4'bOOOO: if(TxDstart) state <= 4'b0001;
45 4'bOO01: if(BaudTick) state <= 4'bO100;
46 4'bO1OO: if(BaudTick) state <= 4'bOOO; // start
47 4'b1OOO: if(BaudTick) state <= 4'b1001; // bit 0
48 4'b1001: if(BaudTick) state <= 4'b1010; // bit 1
49 4'b1010: if(BaudTick) state <= 4'b1011; // bit 2
50 4'b1O11: if(BaudTick) state <= 4'b1100; // bit 3
51 4'bI1OO: if(BaudTick) state <= 4'b1101; // bit 4
52 4'b1101: if(BaudTick) state <= 4'b1110; // bit 5
53 4'b111O: if(BaudTick) state <= 4'b1111; // bit 6
54 4'b1111: if(BaudTick) state <= 4'b0010; // bit 7
55 4'bOO10: if(BaudTick) state <= 4'b0011; // stop1
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4'b0011: if (BaudTick) state <= 4'b0000; // stop2




always @( * )


















// Put together the start, data and stop bits
reg TxD;
always 0(posedge clk) TxD <= (state<4) I (state[3] & muxbit); // register the output to
make it glitch free
endmodule
C.1.8 serial-to-pwm.v




// Create Date: 18:50:11 07/30/2009
// Design Name: input-protocol.decode
// Module Name: C:/fpga/serial-to-pwm/input-protocol-decode-tb.v










// Revision 0.01 - File Created
// Additional Comments:
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50 assign STATUSLED = counten;
51 assign FPGAINITB = 1;
52 assign RXDLED = SPIENABLE ? (SPIMOSI&SPKSCK) :UART-RXD;
53 assign TXDLED = SPIENABLE ? (SPIMISO&SPL.SCK) : ART.TXD;






60 wire [7:0] deser-rxdata;
61 wire [7:0] SPI-deserrxdata;
62 wire [7:0] UART-deserrxdata;
63
64 assign deser-rx-data-valid = SPIENABLE ? SPIdeserrxdata-valid
UARTdeserrxdata-valid;
65 assign deser-rx-data = SPIENABLE ? SPIdeserrxdata UART-deser-rx-data
66
67 reg HALTED;
68 assign HALTEDLED = HALTED;
69 always @(posedge CLKO)
70 begin
71 if (CLR)
72 HALTED <= 1'bO;
73 else
74 if (HALT)
75 HALTED <= Ib1;
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76 end
77 assign EN = ENLEVEL & ~HALTED;
78
79 assign PWMSYNC = PWMOUT[0];
80




















101 // Instantiate the clock doubler (DCM)











113 wire [15:0] instr-data;
114 wire [11:0] instr-addr;
115 wire instr-valid;
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129 wire [7:0] tx-fifodin;
130 wire [15:0] readbackdata;
131 reg [2:0] readbacknibblestate;
132 reg [3:0] readbacknibble;
133 wire[7:0] readback-nibble-encoded;
134 reg readback-nibble-en;
135 reg [3:01 readbackdatal;
136 reg [3:0] readbackdata2;
137 reg [3:0] readbackdata3;
138 reg [3:0] readbackdata4;
139
140 // Instantiate the PWM root controller













154 //assign tx-fifo-din = readback-data[7:0];
155
156 wire [7:0] tx-data;
157 wire txfifo-empty;
158 wire txbusy;
159 // Instantiate the serial port transmit FIFO












172 // Instantiate the transmit serializer








181 // State machine-esque block to chop a 16bit number into 4 4-bit values
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// which are then translated into asciihex for serial
always @(posedge CLK)
case(readbacknibble-state)
3'blOO: readback-nibblestate <= 3'bO11;
3'bOll: readback-nibble-state <= 3'bOlO;
3'bOlO: readback-nibble-state <= 3'bO01;






























































3'b0l: readback-nibble <= readback-data3;
3'bO1O: readback-nibble <= readback-data2;
3'bOO1: readback-nibble <= readback-datal;
default:
begin








// Enabled Local Echo
// assign txfifowe = (readback-nibble_en I deser-rx-data-valid);
// assign txfifo_din = (readbacknibbleen) ? readbacknibbleencoded :deser_rx_data;
// Disabled Local Echo
assign tx-fifowe = readback-nibble-en;
assign tx-fifodin = readback-nibbleencoded;
endmodule
1 /////////////////////////////////////////////////////////////////










// Description: Output is a PWM generated from ON and OFF values compared
// against the counter. When the enable is brought low, the
























if (EN) Q <= 1'bO;
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55 begin
56 Q <= DEFVAL;
57 CMPOFF <= CMPOFFIN;
58 CMPON <= CMPONIN;
59 end
60 else
61 Q <= Q;
62
63 assign SETOFF = COUNTER==CMPOFF;









6 // Create Date: 08:32:38 08/10/2010
7 // Design Name:
8 // Module Name: spislave
9 // Project Name:
10 // Target Devices:






17 // Revision 0.01 - File Created




22 module SPI-slave(clk, SCK, MOSI, MISO, SSEL, RXDRDY, RX_DATA);
23 input clk;
24
25 input SCK, SSEL, MOSI;
26 output MISO, RXDRDY;
27 output [7:01 RXDATA;
28
29 reg [7:0] RXDATA;
30 reg RXDRDY;
31
32 //// Synchronization ///
33 // sync SCK to the FPGA clock using a 3-bits shift register
34 reg [2:0] SCKr; always @(posedge clk) SCKr <= {SCKr[1:01, SCK};
35 wire SCKrisingedge = (SCKr[2:11==2'b01); // now we can detect SCK rising edges
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36 wire SCK-fallingedge = (SCKr[2:1]==2'b1O); // and falling edges
37
38 // same thing for SSEL
39 reg [2:0] SSELr; always @(posedge clk) SSELr <= {SSELr[1:01, SSEL};
40 wire SSEL-active = ~SSELr[1]; // SSEL is active low
41 wire SSEL-startmessage = (SSELr[2:1]==2'b10); // message starts at falling edge
42 wire SSEL-endmessage = (SSELr[2:1]==2'b01); // message stops at rising edge
43
44 // and for MOSI
45 reg [1:0] MOSIr; always 0(posedge clk) MOSIr <= {MOSIr[0], MOSI};
46 wire MOSIdata = MOSIr[1];
47
48
49 //// Reception ///
50 // we handle SPI in 8-bits format, so we need a 3 bits counter to count the bits as they
come in
51 reg [2:0] bitcnt;
52
53 reg byte-received; // high when a byte has been received
54 reg [7:0] byte-data.received;
55
56 always 0(posedge clk)
57 begin
58 if(~SSEL-active)




63 bitcnt <= bitcnt + 3'bO01;
64
65 // implement a shift-left register (since we receive the data MSB first)




70 always 0(posedge clk) byte-received <= SSEL-active && SCK.risingedge && (bitcnt==3'b111);




75 RXDRDY <= byte-received;




80 RXDRDY <= byte-received;





86 //// Transmission ///
87 reg [7:0] byte-data-sent;
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88
89 reg [7:0] cnt;
90 always 0(posedge clk) if(SSEL-startmessage) cnt<=cnt+8'hl; // count the messages
91









101 bytedata-sent <= 8'h00; // after that, we send Os
102 else




107 assign MISO = byte-data-sent[7]; // send MSB first
108 // we assume that there is only one slave on the SPI bus
109 // so we don't bother with a tri-state buffer for MISO





2 // Author: Deepak (28/03/2009 08:54)
3 // Module: fifo.v
4 // Project:
5 // Description: Synchronous FIFO
6 // data output (dout) is un-registered.




11 module sync-fifo #(
12 parameter DATAWIDTH = 8,
13 parameter DEPTH = 16,
14 parameter ADDRWIDTH = log2(DEPTH)
15 )
16 (
17 input [DATAWIDTH-1:01 din,
18 input wr-en,
19 input rd-en,
20 output [DATA_WIDTH-1:0] dout,
21 output reg full,
22 output reg empty,
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reg [ADDRWIDTH 01 rd.ptr; // note
reg [ADDRWIDTH 0] wr-ptr; // note
wire [ADDRWIDTH-1 0] wr-loc;
wire [ADDRWIDTH-1 : 0] rdjloc;
reg [DATAWIDTH-1 0] mem[DEPTH-1
MSB is not really address
MSB is not really address
0];
assign wrloc = wr-ptr[ADDRWIDTH-1 : 0];
assign rdloc = rd-ptr[ADDRWIDTH-1 : 0];













//empty if all the bits of rdptr and wr-ptr are the same.
//full if all bits except the MSB are equal and MSB differes















77 mem[wr-loc] <= din;
78 end //end always
79
80 //comment if you want a registered dout
81 assign dout = rden ? mem[rdloc]: 'hO;
82 //uncomment if you want a registered dout
83 //always 0(posedge clk) begin
84 // if (reset)
85 // dout <= 'hO;
86 // else if (rd-en)











7 /* Enable peripheral clocks ------------------------------------------------ *
8 /* DAC Periph clock enable */
9 RCCAPBlPeriphClockCmd(DACCLK, ENABLE);
10 /* DAC GPIO(A) Periph clock enable */
11 RCCAPB2PeriphClockCmd(DACGPIOCLK, ENABLE);
12
13 /* ----- Configure GPIO ----- *
14 GPIOInitTypeDef GPIOInitStructure;
15
16 GPIOInitStructure.GPIOPin = DACPIN;
17 GPIOInitStructure.GPIOMode = GPIOModeAIN;
18 GPIOInit(DACGPIO, &GPIOInitStructure);
19
20 /* ----- Configure SPI -----
21 DACInitTypeDef DACInitStructure;
22
23 DACInitStructure.DACTrigger = DACTriggerSoftware;
24 DACInitStructure.DACWaveGeneration = DACWaveGenerationNone;
25 //DACInitStructure.DACLFSRUnmaskTriangleAmplitude = DACTriangleAmplitude_2047;
26 DACInitStructure.DACOutputBuffer = DACOutputBufferDisable;
27 DACInit (DAC Channel, &DAC_ InitStructure);
28
29 /* Enable DAC Channell: Once the DAC channeli is enabled, PA.04 is
30 automatically connected to the DAC converter. */
177

























* Created on: Jun 13, 2010
* Author: pierquet
#include "leds.h"
Obrief Configures LED GPIO.
Oparam Led: Specifies the Led to be configured.











/* Enable the GPIOLED Clock */
RCCAPB2PeriphClockCmd(RCCAPB2PeriphGPIOF, ENABLE);
































































































20 #define VOLTAGESCALING 1














35 #define oplist-adc oplist-adc-for
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uint8_t compileStamp[] = "(" -_DATE__ ", " __TIME__ ")";









// Enable All active Channels













































"(i) Initialize FPGA Operation\r\n");
"(r) _R_ead and store voltage from SPI ADC\r\n");
"(p) _P-rogram FPGA using stored voltage\r\n");
"(w) _W_rite arbitrary data to FPGA\r\n");
"1\r\n");
"(u) _U_pdate FPGA operation: (r) then (p)\r\n");
"(e) _E_nable FPGA operation\r\n");
"(d) _D-isable FPGA operation\r\n");

























































/* Locate the new opPoint index based on
* Implement hysteresis: The table entry






is only updated if
full entry in either
#ifdef DEBUGVERBOSE
usartx-puts((uint8_t*) " Volts :
uart-puti((uint32_t)voltage);
usartx-puts((uint8_t*) "\r\n Idx :
uart-puti((uint32_t)idx);
#endif
/* If the measured voltage is less than the next step down from where




if (voltage <= oplist-adc[opPoint-idx_last-1])
{
#ifdef DEBUGVERBOSE
usartxputs((uint8_t*) "\r\n VIdx- :





















usartx-puts((uint8_t*) "\r\n * MAINCalculateOpIndex *\r\n");
#endif
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164 #endif








173 /* If the measured voltage is more than the next step up from where
174 * we're operating now, the increment until we're one step below the
175 * measured voltage
176 */
177 if (opPoint-idxlast<(len-opslist-1))
178 if ( (voltage > oplist-adc[opPoint-idx-last+1]) )
179 {
180 #ifdef DEBUGVERBOSE
181 usartx-puts((uint8_t*) "\r\n VIdx+
182 uart-puti((uint32_t)oplist-adc[idx+1]);
183 #endif










194 up = oplist-adc[idx+1]-voltage;
195 down = voltage-oplist-adc[idx-1];
196
197 usartx-puts((uint8_t*) "\r\n Idx
198 uart-puti((uint32_t)opPoint_idx_last);
199 usartx-puts((uint8_t*) " -> ");
200 uart-puti((uint32_t)idx);
201 usartx-puts((uint8_t*) "\r\n Up
202 uart-puti((uint32_t)up);
























225 usartx-puts((uint8_t*) "\r\n * MAINCalculateOpUpdate *\r\n");
226 #endif
227
228 opPoint-idx-last = opPointidx;
229 opPoint-fsw-last = opPoint-fsw;
230 opPoint-adclast = opPointadc;
231 // OpPoint-sgn-last = updated in MAINADCReadStore()
232
233 opPoint-idx = MAINCalculateOpIndex(adcVoltage);
234 // opPoint-sgn = updated in MAINADCReadStore()
235 opPointf sw = oplist-fsw[opPoint-idx];
236 opPoint-adc = oplist-adc[opPoint-idx];
237
238 offset = len-opstring*opPoint-idx;
239
240 if (opPointfsw<opPoint-fsw-last)
241 offset += len-opcmd;
242
243 if (opPoint-adc<opPoint-adclast)
244 opPoint-adr = oplist-ops-rev+offset;
245 else








254 usartx-puts((uint8_t*) " Adc
255 uart-puti(adcVoltage);




260 usartx-puts((uint8_t*) " FswCmp Decrease\r\n");
261 else
262 usartx-puts((uint8_t*) " FswCmp Increase\r\n");
263
264 usartx-puts((uint8_t*) "\r\n Idx
265 uart-puti((uint32_t)opPoint-idx);
266 usartx-puts((uint8_t*) "\r\n IdxAdc
267 uart-puti((uint32_t)opPoint-adc);
268 usartx-puts((uint8_t*) "\r\n Addr
269 uart-puthex-addr((uint32_t)opPoint-adr);
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324 rxdat = usartx-getco;
325 if (rxdat != 255)
326 {



























354 /* Write arbitrary data to FPGA */
355 if (rxdat=='w')
356 usartx-puts((uint8_t*)"\r\n * Not Implemented! *\r\n");
357
358
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383 /* One cycle auto operation */
384 if (rxdat=='o')
385 {
386 /* Setup the initial programming







394 /* State machine of sorts... */
395 while ( (exit==USARTEMPTYREAD) && (runcounter<=20) && (programcounter<3000))
396 {
397 exit = usartx-getco;




















418 * If there is a transition from negative output voltage
419 * to positive, trigger has occurred:




424 if (opPoint-sgn==ADCPOS) usartxputc('+'); else usartx-putc('-');
425 if (opPoint-sgn-last==ADCPOS) usartx.putc('+'); else usartx.putc('-');
426 usartx-putc(')');
427 #endif
428 if ( (opPoint-sgn==ADCPOS) && (opPoint-sgn-last==ADCNEG) )
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458 // check if the operating point needs updating, and






465 // If the fpga is being programmed, this allows the ADC reads
466 // to be pipelined, otherwise the read is done to update values
467 // needed to check for a needed update
468 MAINADCReadStore(;
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481 {
482 // Next state occurs at a change of sign
483 state=2;
484 }
485 else if (adcVoltage<CCbypassThreshold)
486 {












499 // Pipeline the adc reads, then wait for a DMA transfer to




















520 /* Autonomously operate */
521 if (rxdat=='a')
522 {
523 /* Setup the initial programming */
524 MAINFPGAInitialize(;
525 MAINFPGACCBypasso;










/* Reset the FPGA */
MAINFPGADisable();
Print Usage */
























































usartx-puts((uint8_t*) "\r\n * MAINInitializeOperation *\r\n");
#endif
SPIFPGADMATx((uint8_t*)" ", 16); // Reset FPGA
SPIFPGADMATxWait();
SPIFPGADMATx((uint8_t*)"wOOOOOOOwOOOOOOO", 16); // Reset FPGA
SPIFPGADMATxWait();
// Enable All active Channels
SPIFPGADMATx((uint8_t*)"wOEOOO01wOD00001", 16); // FB 1 (a,b)
SPIFPGADMATxWait();
SPIFPGADMATx((uint8_t*)"wOCOOOO1wOB00001", 16); // FB 2
SPIFPGADMATxWait();












* FB1 (a,b) -- OE, OD
* FB2 (a,b) -- OC, OB
* BB (a,b) -- 14, 13
* CCP (a,b) -- 12, 11
* CCN (a,b) -- 10, OF




590 / /* Set the cycloconverter to bypass resonant current,
591 // * and avoid shorting ouput voltage. Set full-bridge low-side
592 // * devices on to bypass, and BB low-side on as well
593 // * low side of each leg on, high side off
594 // */
595 // // Set default states to off
596 //#ifdef VERBOSE
597 // usartx-puts((uint8_t*) "\r\n * MAINFPGADisable_-Bypass *\r\n");
598 //#endif
599 // SPIFPGADMATx((uint8_t*)"w1200002w1000002w1400002w0E00002w0C00002w0000000", 56);
600 SPIFPGADMATxWaito;
601 //#ifdef VERBOSE






608 / /* Set the cycloconverter to bypass resonant current,
609 // * and avoid shorting ouput voltage -- operation near zero vout
610 // * Turn high side of each leg off, then
611 // * low side of each leg on
612 // */
613 // SPIFPGADMATx((uint8_t*)"wllOOOOOwOFOOOOO", 16);
614 // SPIFPGADMATxWaito;








623 // Enable low-side and high-side of both positive and negative sides...
624 // not a good idea except for testing
625 SPIFPGADMATx((uint8_t*)"w1200001w1100001", 16); // CC P Enable






632 /* Channel Designations:
633 * FBI (a,b) -- OE, OD
634 * FB2 (a,b) -- OC, OB
635 * BB (a,b) -- 14, 13
636 * CCP (a,b) -- 12, 11





640 // Assuming: previous mode was CP switching
641 // * Set positive CC to bypass
642 // 1) disable the positive high-side, default 0: w11OOOOO
643 // 2) disable the positive low-side, default 1: w1200002
644 // * Set negative CC to bypass (low on, high off)
645 // 1) disable the negative high-side, default 0: wOF0000
646 // 2) disable the negative low-side, default 1: w1000002
647 // * Set positive CC to active
648 // 1) enable the positive low-side : w1200001
649 // 2) enable the positive high-side : w1100001
650 // * Set negative CC to full bypass (low already on, high on)








659 /* Channel Designations:
660 * FB1 (a,b) -- OE, OD
661 * FB2 (a,b) -- OC, OB
662 * BB (a,b) -- 14, 13
663 * CCP (a,b) -- 12, 11
664 * CCN (a,b) -- 10, OF
665 */
666
667 // Assuming: previous mode was CP switching
668 // * Set negative CC to bypass
669 // 1) disable the negative high-side, default 0: wOF00000
670 // 2) disable the negative low-side, default 1: w1000002
671 // * Set positive CC to bypass (low on, high off)
672 // 1) disable the positive high-side, default 0: w11OO00
673 // 2) disable the positive low-side, default 1: w1200002
674 // * Set negative CC to active
675 // 1) enable the negative low-side : w1000001
676 // 2) enable the negative high-side : w0F00001
677 // * Set positive CC to full bypass (low already on, high on)














































































































750 uint32_t adcptot = 0;
751 uint32_t adcntot = 0;
752 uint32_t adcp = 0;




757 usartx-puts((uint8_t*) "\r\n * MAINADCReadStore *\r\n");
758 #endif
759
760 /* Average the specified number of readings */
761 for (i=0; i<ADCREADINGS; i++)
762 {
763 adcp = SPIADC-read(ADCPOS);
764 adcn = SPIADC-read(ADCNEG);
765 if ( (adcn <= Ox3FFF) && (adcp <= Ox3FFF) )
766 {
767 adcptot += adcp;











779 adcptot = adcptot >> 2; // resulting value is 10*ActualVoltage
780 adcntot = adcntot >> 2; // resulting value is 10*ActualVoltage
781
782 adcptot = adcptot*VOLTAGESCALING;
783 adcntot = adcntot*VOLTAGESCALING;
784
785 adcVoltage-pos = adcptot / ADCREADINGS;
786 adcVoltage-neg = adcntot / ADCREADINGS;
787
788 opPoint-sgn-last = opPoint-sgn;
789 if (adcVoltage-pos >= adcVoltage-neg)
790 {
791 adcVoltage = adcVoltage-pos;




796 adcVoltage = adcVoltage-neg;
195





































































































"SPI Init, ADC ..
"Done\r\n");
"SPI Init, FPGA ..
"Done\r\n");
"DMA Init, FPGA ..
"Done\r\n");




























12 /* ----- Configure GPIO -----
13 GPIOInitTypeDef GPIOInitStructure;
14
15 /* Configure SPI pins: SCK, MISO and MOSI */
16 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
17 GPIOInitStructure.GPIOMode = GPIOModeAFPP;
18 GPIOInitStructure.GPIOPin = SPIADCPINSCK;
19 GPIOInit(SPIADCGPIO, &GPIOInitStructure);
20
21 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
22 GPIOInitStructure.GPIOMode = GPIOModeAFPP;
23 GPIOInitStructure.GPIOPin = SPIADCPINMISO;
24 GPIOInit(SPIADCGPIO, &GPIOInitStructure);
25
26 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
27 GPIOInitStructure.GPIOMode = GPIOModeAFPP;
28 GPIOInitStructure.GPIOPin = SPIADCPINMOSI;
29 GPIOInit(SPIADCGPIO, &GPIOInitStructure);
30
31 /* Configure SPI chip-select pin, POS ADC */
32 GPIOInitStructure.GPIOSpeed = GPIOSpeedSOMHz;
33 GPIOInitStructure.GPIOMode = GPIOModeOutPP;
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37 /* Configure SPI chip-select pin, NEG ADC */
38 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
39 GPIOInitStructure.GPIOMode = GPIOModeOutPP;
40 GPIOInitStructure.GPIOPin = SPIADCPINNSSN;
41 GPIO_Init(SPIADCGPIO, &GPIOInitStructure);
42
43 /* ----- Configure SPI -----
44 SPIInitTypeDef SPIInitStructure;
45
46 SPIInitStructure.SPIDirection = SPIDirection_2LinesFullDuplex;
47 SPIInitStructure.SPIMode = SPIModeMaster;
48 SPIInitStructure.SPIDataSize = SPIDataSize_16b;
49 SPIInitStructure.SPICPOL = SPICPOLHigh;
50 SPIInitStructure.SPICPHA = SPICPHAlEdge;
51 SPIInitStructure.SPINSS = SPINSSSoft;
52 SPIInitStructure.SPIBaudRatePrescaler = SPIBaudRatePrescaler_8;
53 SPIInitStructure.SPIFirstBit = SPIFirstBitMSB;












66 uint16_t SPIADC-read(uint8_t adc)
67 {
68 SPIADCCSLOW(adc);
69 /*!< Loop until transmit register is empty */
70 while (SPII2SGetFlagStatus(SPIADC, SPI_I2S_FLAG_TXE) == RESET);
71
72 /*!< Send "dummy" byte through the SPI1 peripheral */
73 SPII2SSendData(SPIADC, OxDEAD);
74
75 /*!< Wait to receive a byte */






























5 /* Define the STM32F1Ox hardware depending on the used evaluation board */
6 #define SPIADC SPI2
7 #define SPIADCCLK RCCAPB1PeriphSPI2
8 #define SPIADCGPIO GPIOB
9 #define SPIADCGPIOCLK RCCAPB2PeriphGPIOB
0 #define SPIADCPINNSSP GPIOPin_0
1 #define SPIADCPINNSSN GPIOPin_12
2 #define SPIADCPINSCK GPIOPin_13
3 #define SPIADCPINMISO GPIOPin_14
4 #define SPIADCPINMOSI GPIOPin_15
5 #define SPIADCIRQn SPI2_IRQn
6
7 #define ADCNEG 0
8 #define ADCPOS 1
9
0 void SPIADCCSLOW(uint8_t adc);
1 void SPIADCCSHIGH(uint8_t adc);
:2
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12 /* ----- Configure GPIO -----
13 GPIOInitTypeDef GPIOInitStructure;
14
15 /* Configure SPI pins: SCK, MISO and MOSI */
16 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
17 GPIOInitStructure.GPIOMode = GPIOModeAFPP;
18 GPIOInitStructure.GPIOPin = SPIFPGAPINSCK;
19 GPIOInit(SPIFPGAGPIO, &GPIOInitStructure);
20
21 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
22 GPIOInitStructure.GPIOMode GPIOModeAFPP;
23 GPIOInitStructure.GPIOPin = SPIFPGAPINMISO;
24 GPIOInit(SPIFPGAGPIO, &GPIOInitStructure);
25
26 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
27 GPIOInitStructure.GPIOMode = GPIOModeAFPP;
28 GPIOInitStructure.GPIOPin = SPIFPGAPINMOSI;
29 GPIOInit(SPIFPGAGPIO, &GPIOInitStructure);
30
31 /* Configure SPI chip-select pin */
32 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
33 GPIOInitStructure.GPIOMode = GPIOModeOutPP;




38 /* ----- Configure SPI -----
39 SPIInitTypeDef SPIInitStructure;
40
41 SPIInitStructure.SPIDirection = SPIDirection_2LinesFullDuplex;
42 SPIInitStructure.SPIMode = SPIModeMaster;
43 SPIInitStructure.SPIDataSize = SPIDataSize_8b;
44 SPIInitStructure.SPICPOL = SPICPOLLow;
45 SPIInitStructure.SPICPHA = SPICPHA-iEdge;
46 SPIInitStructure.SPINSS = SPINSSSoft;
47 SPIInitStructure.SPIBaudRatePrescaler = SPIBaudRatePrescaler_2;
48 SPIInitStructure.SPIFirstBit = SPIFirstBitMSB;
49 SPIInitStructure.SPICRCPolynomial = 7;
50 SPIInit(SPIFPGA, &SPIInitStructure);
51
52 /* Set CS high */
53 SPI_FPGACSHIGHO;
54













66 /* ----- Configure DMA -----
67 DMAInitTypeDef DMAInitStructure;
68 DMAInitStructure.DMAPeripheralInc = DMAPeripheralIncDisable;
69 DMAInitStructure.DMAMemoryInc = DMAMemoryIncEnable;
70 DMAInitStructure.DMAPeripheralDataSize = DMAPeripheralDataSizeByte;
71 DMAInitStructure.DMAMemoryDataSize = DMAMemoryDataSizeByte;
72 DMA_InitStructure.DMAMode = DMAModeNormal;
73 DMAInitStructure.DMAPriority = DMAPriorityVeryHigh;
74 DMAInitStructure.DMAM2M = DMAM2MDisable;
75
76 DMAInitStructure.DMAPeripheralBaseAddr = (uint32_t)SPIFPGADRBase;
77 DMAInitStructure. DMADIR = DMADIRPeripheralDST;
78 DMAInitStructure.DMAPriority = DMAPriorityHigh;
79
80 /* DMAInitStructure.DMAMemoryBaseAddr = (uint32_t) OxOOOO;








89 void SPIFPGADMATx(uint8_t* data, uint32_t len)
90 {
91 /* Wait for the SPI peripheral to finish */
92 while (SPII2SGetFlagStatus(SPIFPGA, SPII2SFLAGTXE)==RESET);
93 while (SPII2SGetFlagStatus(SPIFPGA, SPII2SFLAGBSY)==SET);





99 /* Set the transfer length (Channel Number of Data to Transfer Register) */
100 SPIFPGATxDMAChannel->CNDTR = len;
101 /* Set the base memory address (Channel Memory Address Register) */
102 SPIFPGATxDMAChannel->CMAR = (uint32_t)data;
103
104 /* Enable the DMA channel */
105 DMACmd(SPIFPGA_TxDMAChannel, ENABLE);
106




111 /* Call SPIFPGADMATxWait() to finish transfer */
112 }
201



































































/* Wait for the DMA transfer to complete, then disable the channel */
while(DMAGetFlagStatus(SPIFPGATxDMAFLAG)==RESET);
DMACmd(SPIFPGATxDMAChannel, DISABLE);



























/* Private define ------------------------------------------------------------ *
* constants and macros
*/

























void SPIFPGA-puts(const uint8_t* data);
void SPIFPGA-puts-fast(uint8_t* data);
void SPIFPGA-putc(uint8_t data);
void SPIFPGADMATx(uint8_t* data, uint32_t len);
void SPIFPGADMATxWait(void);
void SPIFPGADMAInit(void);
#endif /* SPIFPGAH_ */
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#define USARTxRXBUFFERMASK ( USARTxRXBUFFERSIZE - 1)
#define USARTxTXBUFFERMASK ( USARTxTXBUFFERSIZE - 1)
#if ( USARTxRXBUFFERSIZE & USARTxRXBUFFERMASK )
#error RX buffer size is not a power of 2
#endif
#if ( USARTxTXBUFFERSIZE & USARTxTXBUFFERMASK )
#error TX buffer size is not a power of 2
#endif
/*








char ASCIIU[] = {0x30, Ox31, Ox32, Ox33, Ox34,
x43, Ox44, Ox45, Ox46};
char ASCIIL[] = {0x30, Ox31, Ox32, Ox33, Ox34,
x63, Ox64, Ox65, Ox66};




Ox35, Ox36, Ox37, Ox38, Ox39, Ox41, Ox42, 0




/* Rx Interrupt Needs Servicing */
if(USARTGetITStatus(USARTx, USARTITRXNE) != RESET)
{
/* calculate next buffer head */
newhead = ( USARTxRxHead + 1) & USARTxRXBUFFERMASK;
if ( newhead == USARTxRxTail ) {
/* error: receive buffer overflow */
USARTxRxErr++;
}else{
/* update head */
USARTxRxHead = newhead;
/* store the data */
}




64 /* Tx Interrupt Needs Servicing */
65 if(USARTGetITStatus(USARTx, USARTITTXE) RESET)
66 {
67 if ( USARTxTxHead != USARTxTxTail) {
68 /* calculate new buffer tail */
69 newtail = (USARTxTxTail + 1) & USARTxTXBUFFERMASK;
70 /* update tail */
71 USARTxTxTail = newtail;




76 /* tx buffer empty, disable TXE interrupt */









86 * Qbrief Configures COM port.
87 * Qparam COM: Specifies the COM port to be configured.
88 * This parameter can be one of following parameters:
89 * Oarg COM1
90 * Qarg COM2
91 * @param USARTInitStruct: pointer to a USARTInitTypeDef structure that
92 * contains the configuration information for the specified USART peripheral.









102 /* Enable the USARTx Interrupt */
103 NVICInitStructure.NVICIRQChannel = USARTxIRQn;
104 NVICInitStructure.NVICIRQChannelPreemptionPriority = 0;
105 NVICInitStructure.NVICIRQChannelSubPriority = 0;
106 NVICInitStructure.NVICIRQChannelCmd = ENABLE;
107 NVICInit(&NVICInitStructure);
108
109 /* Rx and Tx FIFO Setup */
110 USARTxTxHead = 0;
111 USARTxTxTail = 0;
112 USARTxRxHead = 0;
113 USARTxRxTail = 0;
114 USARTxRxErr = 0;
115
116 /* USARTx configured as follow:
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117 - BaudRate = 9600 baud
118 - Word Length = 8 Bits
119 - One Stop Bit
120 - No parity
121 - Hardware flow control disabled (RTS and CTS signals)
122 - Receive and transmit enabled
123 */
124 USARTInitStructure.USARTBaudRate = 115200;
125 USARTInitStructure.USARTWordLength = USARTWordLength_8b;
126 USARTInitStructure.USARTParity = USARTParityNo;
127 USART_InitStructure.USARTStopBits = USARTStopBits_1;
128
129 USART_InitStructure.USARTHardwareFlowControl = USARTHardwareFlowControlNone;
130 USART_InitStructure.USARTMode = USARTModeRx | USARTModeTx;
131
132 /* begin old init func ------------------------------------------------------
133
134 /* Enable GPIO clock */




138 /* Configure USART Tx as alternate function push-pull */
139 GPIOInitStructure.GPIOMode GPIOModeAFPP;
140 GPIOInitStructure.GPIOPin = USARTxTX_PIN;
141 GPIOInitStructure.GPIOSpeed = GPIOSpeed_50MHz;
142 GPIOInit(USARTxTXGPIOPORT, &GPIOInitStructure);
143
144 /* Configure USART Rx as input floating */




149 /* USART configuration */
150 USARTInit(USARTx, &USARTInitStructure);
151
152 /* Enable USART */
153 USARTCmd(USARTx, ENABLE);
154
155 /* end old init function -------------------------------------------------------
156
157 /* Enable the EVALCOM1 Receive interrupt: this interrupt is generated when the
158 EVALCOM1 receive data register is not empty */
159 USARTITConfig(USARTx, USARTITRXNE, ENABLE);
160
161 /* Enable the EVALCOM1 Transmoit interrupt: this interrupt is generated when the
162 EVALCOM1 transmit data register is empty */
163 /* This shouldn't be necessary, as we assume that the TX buffer is initialy
164 empty at initialization, but it shouldn't hurt */
165 USARTITConfig(USARTx, USARTITTXE, ENABLE);






170 void USARTFlushutput(void) {





176 Purpose: return byte from ringbuffer
177 Returns: lower byte: received byte from ringbuffer







185 if ( USARTxRxHead == USARTxRxTail ) {
186 return USARTEMPTYREAD;//UARTxNO_DATA; /* no data available */
187 }
188
189 /* calculate new buffer tail */
190 newtail = (USARTxRxTail + 1) & USARTxRXBUFFERMASK;
191
192 /* get data from receive buffer */
193 data = USARTxRxBuf[newtail];
194 /* update tail */










205 data = usartx-getco;
206 while (data==USARTEMPTYREAD) data=usartx-getc();
207 return data;
208
209 }/* uart-getc-block */
210 /*************************************************************************
211 Function: uart.putc()
212 Purpose: write byte to ringbuffer for transmitting via UART
213 Input: byte to be transmitted
214 Returns: none
215 **************************************************************************/




220 newhead = (USARTxTxHead + 1) & USARTxTXBUFFERMASK;
221
207
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222 /* this is just a bad idea */
223 while ( newhead == USARTxTxTail ){
224 ;/* wait for free space in buffer */
225 }
226
227 /* Store data in buffer */
228 USARTxTxBuf[newhead] = data;
229 /* update buffer head */
230 USARTxTxHead = newhead;
231
232 /* enable the TXE interrupt */
233 USARTITConfig(USARTx, USARTITTXE, ENABLE);
234





240 Purpose: transmit string to UART
241 Input: string to be transmitted
242 Returns: none
243 **************************************************************************/





249 }/* uart-puts */
250














265 Title: UART addon-library
266 Author: Martin Thomas <eversmith~heizung-thomas.de>
267 http: //www. siwawi. arubi.uni-kl.de/avr-projects














280 Purpose: transmit integer as ASCII to UART
281 Input: integer value
282 Returns: none
283 **************************************************************************/
284 void uart-puti( const uint32_t value
285 {
286 uint8_t radix = 10;
287 uint32_t v;
288 uint8_t str[32];
289 uint8_t dig[] =
290 "0123456789"
291 "abcdefghijklmnopqrstuvwxyz";
292 uint8_t n = 0, neg = 0;
293 uint8_t *p, *q;
294 uint8_t c;
295
296 if (radix == 10 && value < 0) {
297 v = -value;
298 neg = 1;
299 } else {
300 v = value;
301 }
302 do{
303 str[n++] = dig[vradix];
304 v /= radix;
305 } while (v);
306 if (neg)
307 str[n++] =
308 str[n] = '\0';
309
310 for (p = str, q = p + (n-1); p < q; ++p, -- q)








319 Purpose: transmit lower nibble as ASCII-hex to UART
320 Input: byte value
321 Returns: none
322 **************************************************************************/
323 void uart-puthex-nibble(const uint8_t b)
324 {
325 /* uint8_t c = b & OxOf; */
326 /* if (c>9) c += 'A'-10; */
327 /* else c += '0'; */
- 209 -
Digital Control Hardware Code
328 usartx-putc(ASCIIU[b&OxOF]);






335 Purpose: transmit upper and lower nibble as ASCII-hex to UART
336 Input: byte value
337 Returns: none
338 **************************************************************************/




343 } /* uart-puthex-byte */
344









354 Purpose: transmit byte as ASCII-bin to UART
355 Input: byte value
356 Returns: none
357 **************************************************************************/
358 void uart-putbin-byte(const uint8_t b)
359 {
360 uint8_t i;
361 for (i=7;i>=0;i--) {







369 } /* uart-putbin-byte */
C.2.11 usart.h
1
2 #define USARTx USART2
3 #define USARTxCLK RCCAPBPeriphUSART2
4 #define USARTx_TX_PIN GPIOPin_2
5 #define USARTxTXGPIOPORT GPIOA
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6 #define USARTxTXGPIOCLK RCCAPB2PeriphGPIOA
7 #define USARTxRXPIN GPIOPin_3
8 #define USARTxRXGPIOPORT GPIOA
9 #define USARTxRXGPIOCLK RCCAPB2PeriphGPIOA
10 #define USARTxIRQn USART2_IRQn
11 #define USARTxIRQHandler USART2_IRQHandler
12






19 void usartx.putc(const uint8_t data);
20 void usartx.puts(const uint8_t *s );
21 void uart-puti( const uint32_t value );
22 void uart-puthex-nibble(const uint8_t b);
23 void uart-puthex-addr(const uint32_t b);
24 void uart-puthex-byte(const uint8_t b);
25 void uart-putbin-byte(const uint8_t b);
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